REV							1	KEV1S	ION F	RECO	RD								
							Ι	DESCF	RIPTIO	ON								DA	ΑТE
0	INIT	TAL RE	ELEASE															09/2	22/08
A	 PAGE 8, CHANGED OUT ORIGINAL BURN-IN CIRCUIT WITH THE ACTUAL BURN-IN CIRCUIT FROM 04-06-0689. PAGE 13, CHANGED RH CANNED SAMPLE TABLE III FOR QUALIFYING DICE SALES ADDED TEMPERATURE CYCLE, CONSTANT ACCELERATION & REMOVED PIND TEST. 														03/0	03/09			
В	Page	e 2, ame	ended se and req	ction 3	3.3 <u>Sp</u>													04/0	03/12
REVIS INDE	ION EX	PAG REV	E NO. ISION	LEC 1 B	2 B	ROS 3 B	5TA 4 B	5 B	C D 6 B	DIS 7 B	CH 8 B	AR 9 B	GE 10 B	SE 11 B	NS 12 B	ITI 13 B	VE	PA	RT
REVIS INDE REVIS	ION EX ION	PAG REV PAG	E NO. ISION E NO.	1	2	3	4	5	6	7	8	9	10	11	12	13	VE	PA	RT
REVIS INDE	ION EX ION	PAG REV PAG	E NO. ISION E NO. ISION O D EI N	1 B RIG SGN NGR AFG CM	2	3	4	5	6	7	8 B TIT	9 B LE: 1 RH R	10 B LINI MILI MICR H1573 EGU	11 B EAR COR PITA ROCI EK LO LAT	12 B TEC POR S, CA RCU DW I OR I	13 B HNC ATI ALIF IT, I DROI DRIV	DLOG ON ORN JINE POUT ER D	GY JIA AR, Γ PNJ DICE	P
REVIS INDE REVIS	ION EX ION	PAG REV PAG	E NO. ISION E NO. ISION O D EI N	1 B PRIG SGN NGR 4FG	2	3	4	5	6	7	8 B	9 B LE: 1 RH R	10 B LINI MILI MICR H1573	11 B EAR COR PITA COR PITA COR DITA COR E E E	12 B TEC POR S, CA RCU DW I OR I DRA	13 B HNC ATIO ALIF IT, L DROI DRIV	DLOG DN ORN JNE POUT	GY JA AR, Γ PN DICE BER	P

FOR OFFICIAL USE ONLY

1.0 SCOPE:

1.1 This specification defines the performance and test requirements for a microcircuit processed to a space level manufacturing flow.

2.0 APPLICABLE DOCUMENTS:

2.1 <u>Government Specifications and Standards</u>: the following documents listed in the Department of Defense Index of Specifications and Standards, of the issue in effect on the date of solicitation, form a part of this specification to the extent specified herein.

SPECIFICATIONS:

MIL-PRF-38535	Integrated Circuits (Microcircuits) Manufacturing, General Specification for
MIL-STD-883	Test Method and Procedures for Microcircuits
MIL-STD-1835	Microcircuits Case Outlines

2.2 <u>Order of Precedence:</u> In the event of a conflict between the documents referenced herein and the contents of this specification, the order of precedence shall be this specification, MIL-PRF-38535 and other referenced specifications.

3.0 **REQUIREMENTS**:

- 3.1 <u>General Description</u>: This specification details the requirements for the RH1573K, DICE and Element Evaluation Test Samples, processed to space level manufacturing flow as specified herein.
- 3.2 Part Number: RH1573K Dice
- 3.3 **Special Handling of Dice:** Rad Hard dice require special handling as compared to standard IC dice. Rad Hard dice are susceptible to surface damage due to the absence of silicon nitride passivation that is present on most standard dice. Silicon nitride protects the dice surface from scratches by its hard and dense properties. The passivation on Linear Technology's Rad Hard dice is silicon dioxide which is much "softer" than silicon nitride. During the visual and preparation for shipment, ESD safe Tweezers are used and only the edge of the die are touched.

LTC recommends that dice handling be performed with extreme care so as to protect the die surface from scratches. If the need arises to move the die in or out of the chip shipment tray (waffle pack), use an ESD-Safe-Plastic-tipped Bent Metal Vacuum Probe, preferably .020" OD x .010" ID (for use with tiny parts). The wand should be compatible with continuous air vacuums. The tip material should be static dissipative Delrin (or equivalent) plastic.

During die attach, care must be exercised to ensure no tweezers, or other equipment, touch the top of the dice.

3.4 <u>The Absolute Maximum Ratings</u>:

Input Pin Voltage (V _{IN} TO GND)														10V
Drive Pin Voltage (V _{DRIVE} TO GND)	•				•			•	•					10V
Output Pin Voltage (V _{OUT} TO GND)			•	•	•	•		•	•					10V
Shutdown Pin Voltage (VSHDN TO GNI))				•			•	•	•				10V
Operating Junction Temperature											-55	$^{\circ}C$	to	125°C
Range														
Storage Temperature Range .	•	•	•	•	•	•	•	•	•		-65	C	to	150°C

- 3.5 <u>Design, Construction, and Physical Dimensions</u>: Detail design, construction, physical dimensions, and electrical requirements shall be specified herein.
- 3.6 <u>Outline Dimensions and Pad Functions</u>: Dice outline dimensions, pad functions, and locations shall be specified in **Figure 1**.
- 3.7 Radiation Hardness Assurance (RHA):
 - 3.7.1 The manufacturer shall perform a lot sample test as an internal process monitor for total dose radiation tolerance. The sample test is performed with MIL-STD-883 TM1019 Condition A as a guideline.
 - 3.7.2 For guaranteed radiation performance to MIL-STD-883, Method 1019, total dose irradiation, the manufacturer will provide certified RAD testing and report through an independent test laboratory when required as a customer purchase order line item.
 - 3.7.3 Total dose bias circuit is specified in **Figure 2**.
- 3.8 <u>Wafer (or Dice) Probe</u>: Dice shall be 100% probed at $Ta = +25^{\circ}C$ to the limits shown in **Table I** herein. All reject dice shall be removed from the lot. This testing is normally performed prior to dicing the wafer into chips. Final specifications after assembly are sample tested during the element evaluation.
- 3.9 <u>Wafer Lot Acceptance</u>: Wafer lot acceptance shall be in accordance with MIL-PRF-38535, Appendix A, except for the following: Top side glassivation thickness shall be a **minimum of 4KÅ**.
- 3.10 <u>Wafer Lot Acceptance Report</u>: SEM is performed per MIL-STD-883, Method 2018. Copies of SEM photographs shall be supplied with the Wafer Lot Acceptance Report as part of a Space Data Pack when specified as a customer purchase order line item.
- 3.11 <u>Traceability</u>: Wafer Diffusion Lot and Wafer traceability shall be maintained through Quality Conformance Inspection.
- 4.0 QUALITY CONFORMANCE INSPECTION: Quality Conformance Inspection shall consist of the tests and inspections specified herein.
- 5.0 SAMPLE ELEMENT EVALUATION: A sample from **each wafer supplying dice** shall be assembled and subjected to element evaluation per **Table III** herein.

- 5.1 <u>100 Percent Visual Inspection</u>: All dice supplied to this specification shall be inspected in accordance with MIL-STD-883, Method 2010, Condition A. All reject dice shall be removed from the lot.
- 5.2 <u>Electrical Performance Characteristics for Element Evaluation</u>: The electrical performance characteristics shall be as specified in **Table II** and **Table III** herein.
- 5.3 <u>Sample Testing</u>: Each wafer supplying dice for delivery to this specification shall be subjected to element evaluation sample testing. No dice shall be delivered until all the lot sample testing has been performed and the results found to be acceptable unless the customer supplies a written approval for shipment prior to completion of wafer qualification as specified in this specification.
- 5.4 Part Marking of Element Evaluation Sample Includes:
 - 5.4.1 LTC Logo
 - 5.4.2 LTC Part Number
 - 5.4.3 Date Code
 - 5.4.4 Serial Number
 - 5.4.5 ESD Identifier per MIL-PRF-38535, Appendix A
 - 5.4.6 Diffusion Lot Number
 - 5.4.7 Wafer Number
- 5.5 <u>Burn-In Requirement</u>: Burn-In circuit for CERDIP / 8 lead package is specified in **Figure 3**.
- 5.6 <u>Mechanical/Packaging Requirements</u>: Case Outline and Dimensions are in accordance with **Figure 4.**
- 5.7 <u>Terminal Connections</u>: The terminal connections shall be as specified in **Figure 5**.
- 5.8 <u>Lead Material and Finish:</u> The lead material and finish shall be alloy 42 with hot solder dip (Finish letter A) in accordance with MIL-PRF-38535.

6.0 VERIFICATION (QUALITY ASSURANCE PROVISIONS)


- 6.1 <u>Quality Assurance Provisions</u>: Quality Assurance provisions shall be in accordance with MIL-PRF-38535. Linear Technology is a QML certified company and all Rad Hard candidates are assembled on qualified Class S manufacturing lines.
- 6.2 <u>Sampling and Inspection</u>: Sampling and Inspection shall be in accordance with **Table III** herein.
- 6.3 <u>Screening</u>: Screening requirements shall be in accordance with **Table III** herein.
- 6.4 <u>Source Inspection</u>:
 - 6.4.1 The manufacturer will coordinate Source Inspection at wafer lot acceptance and pre-seal internal visual.

- 6.4.2 The procuring activity has the right to perform source inspection at the supplier's facility prior to shipment for each lot of deliverables when specified as a customer purchase order line item. This may include wafer lot acceptance, die visual, and final data review.
- 6.5 <u>Deliverable Data</u>: Deliverable data that will ship with devices when a Space Data Pack is ordered:
 - 6.5.1 Lot Serial Number Sheets identifying all Canned Sample devices accepted through final inspection by serial number.
 - 6.5.2 100% attributes (completed element evaluation traveler).
 - 6.5.3 Element Evaluation variables data, including Burn-In and Op Life
 - 6.5.4 SEM photographs (3.10 herein)
 - 6.5.5 Wafer Lot Acceptance Report (3.9 herein)
 - 6.5.6 A copy of outside test laboratory radiation report if ordered
 - 6.5.7 Certificate of Conformance certifying that the devices meet all the requirements of this specification and have successfully completed the mandatory tests and inspections herein.

Note: Items 6.5.1 and 6.5.7 will be delivered as a minimum, with each shipment.

7.0 <u>Packaging Requirements</u>: Packaging shall be in accordance with Appendix A of MIL-PRF-38535. All dice shall be packaged in multicavity containers composed of conductive, anti-static, or static dissipative material with an external conductive field shielding barrier.

DICE OUTLINE DIMENSIONS AND PAD FUNCTIONS



61mils × 72mils, 12mils thick. [†]Backside metal: Alloyed gold layer (K designator) Backside potential: lowest (GND) voltage

FIGURE 1

TOTAL DOSE BIAS CIRCUIT





FIGURE 2

LINEAR TECHNOLOGY CORPORATION

BURN-IN CIRCUIT



NOTES:

- 1. Unless otherwise specified, component tolerances shall be per military specification.
- 2. Burn-in voltages : V1 = +20V to +22V
- 3. Ta = +125°C minimum.
- 4. Tj = +143 °C maximum.
- 5. Tc = $+131^{\circ}$ C minimum.
- 6. Thermal shutdown = +170 °C = +/-5 °C






FIGURE 3

(J) CERDIP / 8 LEADS, CASE OUTLINE





LEAD COUNT, N	D MAX
8	0.405 (10.287)

NOTE: 1. LEAD DIMENSIONS APPLY TO SOLDER DIP OR TIN PLATE LEADS.

2. THIS DIMENSION ALLOWS FOR OFF-CENTER LID, MENISCUS, AND GLASS OVERRUN

 $\theta ja = +110^{\circ}C/W$ $\theta jc = +30^{\circ}C/W$

FIGURE 4

TERMINAL CONNECTIONS




FIGURE 5

LINEAR TECHNOLOGY CORPORATION

TABLE I DICE ELECTRICAL CHARACTERISTICS – ELEMENT EVALUATION $T_{\rm A} = 25^{\circ}{\rm C}$

PARAMETER	CONDITIONS	MIN	MAX	UNITS	
Reference Voltage	I _{DRIVE} = 20mA, T _J = 25°C	1.252	1.278	V	
Line Regulation (VFB)	I _{DRIVE} = 20mA, 3V < V _{IN} < 7V		2	mV	
Load Regulation (VFB)	I _{DRIVE} = 20mA to 250mA		18	mV	
FB Pin Bias Current	V _{FB} = 1.265V		4	μA	
DRIVE Pin Current	V _{FB} = 1.35V, V _{DRIVE} = 7V V _{FB} = 1.15V, V _{DRIVE} = 1.5V	290	1.2	mA mA	
DRIVE Pin Saturation Voltage	I _{DRIVE} = 20mA, V _{FB} = 1.15V I _{DRIVE} = 250mA, V _{FB} = 1.15V		0.2 1	v v	
SHDN Pin Threshold Voltage		1	1.5	٧	
SHDN Pin Current	V _{SHDN} = 5V		300	μA	
LATCH Pin Latch-Off Threshold Voltage		1.1	1.8	v	
LATCH Pin Charging Current		4	10	μA	
LATCH Pin Latching Current			0.85	mA	
V _{IN} — V _{OUT} Differential Threshold for Latch Disable		0.55	0.8	v	
Input Quiescent Current	V _{IN} = 7V		2.8	mA	
Minimum Input Voltage for Bias Operation		2.4		V	

Note 1: For circuit operation and application information refer to LT1573 data sheet.

TABLE II ELECTRICAL CHARACTERISTICS – Post-Irradiation

 $T_A = 25^{\circ}C$

PARAMETER	CONDITIONS	NOTES	10KR Min	AD(SI) MAX	20XR Min	AD(SI)	50KR/ Min	AD(SI)		AD(Si)	200KR	UNITS	
						MAX		MAX	MIN	MAX	MIN	MAX	
Reference Voltage	$I_{DRIVE} = 20$ mA, $T_J = 25$ °C	2	1.252	1.278	1.252	1.278	1.249	1.281	1.245	1.285	1.239	1.291	<u> </u>
Line Regulation (VFB)	$I_{DRIVE} = 20$ mA, 3V < $V_{IN} < 7V$			2.1		2.2		2.5		3		4	mV
Load Regulation (VFB)	IDRIVE= 20mA to 250mA			19		20		22		25		30	mV
FB Pin Bias Current	V _{F8} = 1.265V			4.2		4.5		5	1	6		7	μÂ
DRIVE Pin Current	$V_{FB} = 1.35V, V_{DRIVE} = 7V$ $V_{FB} = 1.15V, V_{DRIVE} = 1.5V$		290	1.3	288	1.4	285	1.7	275	2.2	260	3	mA mA
DRIVE Pin Saturation Voltage	$I_{DRIVE} = 20mA, V_{FB} = 1.15V$ $I_{DRIVE} = 250mA, V_{FB} = 1.15V$			0.2 1		0.21 1.02		0.23 1.05		0.25 1.1		0.3 1.2	V V
SHDN Pin Threshold Voltage			1	1.5	1	1.5	1	1.52	1	1.55	1	1.6	٧
SHDN Pin Current	V _{SHDN} = 5V			300		300		300		300		300	μA
LATCH Pin Latch-Off Threshold Voltage			1	1.9	1	2	0.9	2.1	0.8	2.2	0.8	2.2	V
LATCH Pin Charging Current			4.4	10	4.4	10	4.2	10.5	4	11	4	11	μA
LATCH Pin Latching Current				0.85		0.85		0.85		0.85		0.85	mA
V _{IN} — V _{OUT} Differential Threshold for Latch Disable			0.5	0.81	0.5	0.82	0.48	0.85	0.45	0.9	0.4	1	V
Input Quiescent Current	V _{IN} = 7V		Ţ	2.8		2.8		2.85		2.9		3.1	mA
Minimum Input Voltage for Bias Operation			2.4		2.4		2.4		2.4		2.4		V

Note 2: Operating conditions are limited by maximum junction temperature. The regulated feedback or output voltage specification will not apply for all possible combinations of input voltage, drive voltage and drive current. When operating at maximum drive current, the drive voltage range must be limited. When operating at maximum input and drive voltage, the drive current must be limited.

NOTE	NOTE:	NOTE:	NOTE:	7							6		<u>.</u>			თ			4	ω	2	4	SUBGROUP		5
Samp to acc relate kept s	LTC's	Tests	LTC ii MIL-S 15%,	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	K/S H/B	CLASS	₽
ile size commo d rejec segreg;	radiat	within	s not q (TD-88 accept	×	P	0	P	P	8	Ε	Ē	G		c	Т	S	B		×	×	×	s	H/B	SS	
Sample sizes on the travelers may be larger than that indicated in the above table; however, the larger sample size to accommodate extra units for replacement devices in the event of equipment or operator error and for assembly related rejects in Subgroup 6, and for Wire Bond Evaluation, Subgroup 7. The larger sample size is at all times kept segregated and, if used for qualification, has all the required processing imposed.	LTC's radiation tolerant (RH) die has a topside glassivation thickness of 4KÅ minimum	Tests within Subgroup 5 may be performed in any sequence.	LTC is not qualified to process to MIL-PRF-38534. This is an LTC imposed element evaluation that follows MIL-STD-883 test methods and conditions. Please note the quantity and accept number from a Sample Size 15%, accept on 3, and note that the actual sample and accept number does not begin until Subgroup 6.	WIRE BOND EVALUATION	POST OP-LIFE ELECT. (R&R 25°C, +125°C or +150°C, -55°C)	OPERATING LIFE: +125°C/1000 hrs. or +150°C/500 hrs.	PRE OP-LIFE ELECTRICAL @ 25°C READ & RECORD	POST BURN-IN ELECTRICAL @ 25°C READ & RECORD	BURN-IN: +125°C/240 hrs. or +150°C/120 hrs.	ELECT. READ & RECORD @ +125°C or +150°C, -55°C	FIRST ROOM ELECTRICAL - READ & RECORD (REPLACE ANY ASSEMBLY-RELATED REJECTS)	GROSS LEAK	FINE LEAK	CONSTANT ACCELERATION	TEMPERATURE CYCLE	STABILIZATION BAKE	BOND PULL MONITOR	DIE SHEAR MONITOR	INTERNAL VISUAL (3rd OP)	ELEMENT VISUAL (2nd OP)	ELEMENT ELECTRICAL (WAFER SORT @ 25°C)	SEM	OPERATION		RH CANNED SAMPLE TABLE FOR QUALIFYING DICE SALES
le; however, the la or operator error ar arger sample size posed.	nimum.		nent evaluation tha t number from a Sa begin until Subgro	2011		1005			1015			1014	1014	2001	1010	1008	2011	2019	2010	2010		2018	METHOD	MIL-STD-883	FYING DICE SAL
rger sample size is nd for assembly is at all times			at follows ample Size Series of up 6.			+125°C MINIMUM 1000 HOURS			+125°C MINIMUM 240 HOURS			n	Þ	m	c	c			A	A		N/A	CONDITION	-883	ES
			f	15 (0) or 25 (1) - # of wires							43 (3)				·	ASSEMBLED PARTS ONLY		-	ASSEMBLED PARTS ONLY	100%	100%	REF. METHOD 2018 FOR S/S	(ACCEPT NUMBER)	QUANTITY	

TABLE III RH ELEMENT EVALUATION TABLE QUALIFICATION OF DICE SALES