Zynq-7000 EPP Concepts, Tools, and Techniques

A Hands-On Guide to Effective Embedded System Design

UG873 (v14.2) July 25, 2012



www.BDTIC.com/XILINX



Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: http://www.xilinx.com/warranty.htm#critapps.

© Copyright 2012 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

Revision History

Date	Version	Revision	
12/21/2011	Beta 1 Update 2	Initial Xilinx release for the Zynq™-7000 EPP Beta program. Xilinx Confidential. Approved for external release under NDA only.	
03/07/2012	Beta 2 Update	Added information about hardware design flow, software application development flow, debugging with SDK, and debugging with ChipScope [™] software.	
04/24/2012	14.1	14.1 Release of Zynq™-7000 EPP device support.	
05/28/2012	14.1	 Updated 14.1 version. Major updates include: Updated the document title to include correct taxonomy Updated the board to Zynq-7000 Revision C Added Chapter 5, Linux Booting and Application Debugging Using SDK Added Appendix A, Application Software Added ug873_design_files.zip, containing design files for use with this guided 	
05/31/2012	14.1	Corrected LED "D23" to "DS23" in Adding IPs in Fabric to Zynq PS, page 21 and Application Software Steps, page 47.	
07/25/2012			

The following table shows the revision history for this document.

Table of Contents

Chapter 1: Introduction

1.1 About this Guide	5
1.1.1 Take a Test Drive!	.6
1.1.2 Additional Documentation	.6
1.1.3 Training Labs	.6
1.2 How Zynq EPP and EDK Simplify Embedded Processor Design	
1.2.1 The ISE Design Suite, Embedded Edition	
1.2.2 The Embedded Development Kit	. /
1.3 How the ISE Tools Expedite the Design Process	8
1.4 What You Need to Set Up Before Starting	8
1.4.1 Installation Requirements: What You Need to Run EDK Tools	. 8
1.4.2 Hardware Requirements for this Guide	.9

Chapter 2: Embedded System Design Using the Zynq Processing System

2.1 Embedded System Construction	10
2.1.1 Take a Test Drive! Creating a New Embedded Project With a Zynq Processing System	
2.1.2 Take a Test Drive! Exporting to SDK	
2.1.3 Take a Test Drive! Running the "Hello World" Application	
2.1.4 Additional Information	

Chapter 3: Embedded System Design Using the Zynq Processing System and Programmable Logic

3.1 Adding IPs in Fabric to Zynq PS	21
3.1.1 Take a Test Drive! Checking the Functionality of the IPs Instantiated in the Fabric	23
3.1.2 Take a Test Drive! Working with SDK	30
3.2 Standalone Application Software for the Design	30
3.2.1 Application Software Steps	31

Chapter 4: Debugging with SDK and ChipScope

4.1	Take a Test Drive! Debugging with Software Using SDK	32
4.2	Take a Test Drive! Debugging Hardware Using ChipScope Software	34

Chapter 5: Linux Booting and Application Debugging Using SDK

5.1 Requirements	
5.2 Booting Linux on a Zynq Board	
5.2.1 Boot Methods	
5.2.2 Booting Linux from JTAG	
5.2.3 Take a Test Drive! Linux Booting Using JTAG Mode	
5.2.4 Take a Test Drive! Debugging the Linux Application Using SDK Remote Debugging	
5.2.5 Take a Test Drive! Booting Linux from QSPI Flash	
5.2.6 Take a Test Drive! Booting Linux From the SD Card	

Chapter 6: System Design Using Processing System High Performance Slave Port

6.1 Integrating AXI CDMA with Zynq PS HP Slave Port	
6.2 Standalone Application Software for the Design	59
6.2.1 Application Software Flow	59
6.2.2 Take a Test Drive! Running the Standalone CDMA Application Using SDK	60
6.3 Linux OS based Application Software for the CDMA system	61
6.3.1 Application Software Steps	61
6.4 Take a Test Drive! Running Linux CDMA application using SDK	62
6.4.1 Booting Linux on the Target Board	62
6.4.2 Building an Application and Running it on the Target Board Using SDK	63

Chapter 7: Software Profiling using SDK

7.1	Profiling an Application using SDK	65
	7.1.1 Take a Test Drive! Application Software Profiling using SDK	.65
	7.1.2 Take a Test Drive! Running the Application with the Profiling Option	.67

Chapter 8: Introduction to Accelerator Coherency (ACP) Port

8.1 ACP	Requests	70
8.1.1	ACP Coherent Read Requests	70
8.1.2	ACP Non-Coherent Read Requests	70
8.1.3	ACP Coherent Write Requests	71
8.1.4	ACP non-coherent write requests	71
8.2 ACP	Limitations	71

Appendix A: Additional Resources

A.1	Resources for This Document	73
A.2	Training Labs	73
A.3	Xilinx Resources	73
A.4	EDK Documentation	74
A.5	EDK Additional Resources	74



Introduction

1.1 About this Guide

This document provides an introduction to using the Xilinx® ISE® Design Suite flow for using the Zynq[™]-7000 EPP tools. The examples are targeted for the Xilinx ZC702 Rev C evaluation board and the tool version used in 14.2.

Note: The Test Drives in this document were created using Windows 7 64-bit operating system. Other versions of Windows might provide varied results.

This guide contains the following chapters:

- Chapter 1 (this chapter) provides a general overview.
- Chapter 2, Embedded System Design Using the Zynq Processing System, describes creation of a system with the Zynq Processing System (PS) and running a simple "Hello World" application.
- Chapter 3, Embedded System Design Using the Zynq Processing System and Programmable Logic, describes how to create a system using the Zynq Processing System (PS) and the Programmable Logic (PL, or "fabric") and how to use a simple application to exercise both the PS and PL.
- Chapter 4, Debugging with SDK and ChipScope provides debugging information from two perspectives: Software (using SDK Debug) and Hardware (using the ChipScope[™] software).
- Chapter 5, Linux Booting and Application Debugging Using SDK provides information about booting the Linux OS on the Zynq[™]-7000 EPP board and application debugging.
- Chapter 6, System Design Using Processing System High Performance Slave Port provides information about instantiating AXI CDMA IP in Fabric and integrate it with processing system High performance (HP) 64 bit slave port.
- Chapter 7, Software Profiling using SDK describes the profiling feature for the Standalone BSP and the Application related to AXI CDMA, which you created in Chapter 6.
- Chapter 8, Introduction to Accelerator Coherency (ACP) Port, provides information about ACP coherent and non-coherent read and write requests.
- Appendix A, Additional Resources provides links to additional resources related to this guide.

1.1.1 **Area Take a Test Drive!**

The best way to learn a software tool is to use it, so this guide provides opportunities for you to work with the tools under discussion. Specifications for a sample project are given in the Test Drive sections, along with an explanation of what is happening behind the scenes and why you need to do it.

Test Drives are indicated by the car icon, as shown beside the heading above.

1.1.2 Additional Documentation

Additional documentation is listed in Appendix A, Additional Resources.

1.1.3 Training Labs

Some Test Drives have associated training labs that you can use for further practice with the associated tasks. When applicable, a description of the associated lab is given at the end of the Test Drive.

A link to training labs is available in Appendix A, Additional Resources.

1.2 How Zynq EPP and EDK Simplify Embedded Processor Design

Embedded systems are complex. Hardware and software portions of an embedded design are projects in themselves. Merging the two design components so that they function as one system creates additional challenges. Add an FPGA design project to the mix, and the situation has the potential to become very complicated.

The Zynq Extended Processing Platform (EPP) solution reduces this complexity by offering an ARM Cortex A9 dual core as Hard IP and programmable logic along with it on a single SoC. It is the first of its kind in the market and has tremendous potential as a complete system.

To simplify the design process, Xilinx offers several sets of tools. It is a good idea to get to know the basic tool names, project file names, and acronyms for these tools. You can find EDK-specific terms in the Xilinx Glossary: <u>http://www.xilinx.com/support/documentation/sw_manuals/glossary.pdf.</u>

The Embedded Development Kit (EDK) is combination of Xilinx Platform Studio (XPS) and the Software Development Kit (SDK). It offers hardware and software application design, debug, and execution, and helps to take the design onto actual boards for verification and validation.

1.2.1 The ISE Design Suite, Embedded Edition

Xilinx offers a broad range of development system tools, collectively called the ISE Design Suite. For embedded system development, Xilinx offers the Embedded Edition of the ISE Design Suite. The Embedded Edition comprises:

- Integrated Software Environment (ISE)
- PlanAhead[™] design analysis tool
- ChipScope Pro, which is useful for on-chip debugging of FPGA designs
- Embedded Development Kit (EDK).

EDK is also available with the ISE Design Suite: System Edition, which includes tools for DSP design.

For information on how to use the ISE tools for FPGA design, refer to the documentation available in Appendix A, Additional Resources.

1.2.2 The Embedded Development Kit

EDK is a suite of tools and IP that you can use to design a complete embedded processor system for implementation in a Xilinx FPGA device.

Xilinx Platform Studio

Xilinx Platform Studio (XPS) is the development environment used for designing the hardware portion of your embedded processor system. You can run XPS in batch mode or using the GUI, which is demonstrated in this guide.

Software Development Kit

The Software Development Kit (SDK) is an integrated development environment, complementary to XPS, that is used for C/C++ embedded software application creation and verification. SDK is built on the Eclipse open-source framework and might appear familiar to you or members of your design team. For more information about the Eclipse development environment, refer to http://www.eclipse.org.

Other EDK Components

Other EDK components include:

- Hardware IP for the Xilinx embedded processors
- Drivers and libraries for the embedded software development
- GNU compiler and debugger for C/C++ software development targeting the ARM Cortex-A9MP processors in the Zynq Processing System
- Documentation
- Sample projects

1.3 How the ISE Tools Expedite the Design Process

The PlanAhead design and analysis tool is used to add design sources to your hardware. You can create this hardware system using XPS. XPS makes it very easy to add desired IPs to your existing design source and create connections for ports (such as clock and reset).

- You use XPS primarily for embedded processor hardware system development. Specification of the microprocessor, peripherals, and the interconnection of these components, along with their respective detailed configuration, takes place in XPS.
- You use SDK for software development. SDK is also available as a standalone application. It can be purchased and used without any other Xilinx tools installed on the machine on which it is loaded. SDK can be used to debug software applications.

The Zynq Processing System (PS) can be booted and made to run without anything being programmed inside FPGA programmable logic (PL). However, in order to use any soft IP in the fabric, or to bond out PS peripherals using EMIO, programming of the PL is required. You can do this step from within SDK.

For more information on the embedded design process as it relates to XPS, see the "Design Process Overview" in the *Embedded System Tools Reference Manual*. A link to this document is provided in Appendix A, Additional Resources.

Note: For this early version of the Zynq development tools, direct simulation of the Processing System is not available.

1.4 What You Need to Set Up Before Starting

Before discussing the tools in depth, it would be a good idea to make sure they are installed properly and that the environments you set up match those required for the "Test Drive" sections of this guide.

1.4.1 Installation Requirements: What You Need to Run EDK Tools

The PlanAhead Tool and EDK

The PlanAhead design tool and EDK are both included in the ISE Design Suite, Embedded Edition software. Be sure that the software, along with the latest update, is installed. Visit http://support.xilinx.com to confirm that you have the latest software versions.

Software Licensing

Xilinx software uses FLEXnet licensing. When the software is first run, it performs a license verification process. If it does not find a valid license, the license wizard guides you through the process of obtaining a license and ensuring that the Xilinx tools can use the license. If you are only evaluating the software, you can obtain an evaluation license.

For more information about licensing Xilinx software, refer to the *Xilinx Design Tools: Installation and Licensing Guide*. A link to this document is provided in Appendix A, Additional Resources.

1.4.2 Hardware Requirements for this Guide

This tutorial targets the Zynq ZC702 Rev C evaluation board. To use this guide, you need the following hardware items, which are included with the evaluation board:

- The ZC702 evaluation board
- AC power adapter (12 VDC)
- USB Type-A to USB Mini-B cable (for UART communications)
- Xilinx Platform Cable and Digilet cable for programming and debugging via JTAG
- SD-MMC flash card for Linux booting
- Ethernet cable to connect target board with host machine



Chapter 2

Embedded System Design Using the Zynq Processing System

Now that you've been introduced to the Xilinx® Embedded Development Kit (EDK), you'll begin looking at how to use it to develop an embedded system using the Zynq[™]-7000 EPP Processing System.

The Zynq EPP consists of ARM Cortex A9 hard IP and programmable logic. This offering can be used in two ways:

- 1. The Zynq PS can be used in a standalone mode, without attaching an additional IP to it from fabric.
- 2. IPs can be instantiated in fabric and attached to the Zynq PS. You can use this PS + PL combination to achieve complex and efficient design of a single SOC.

2.1 Embedded System Construction

Creation of a Zynq system design involves configuring the PS to select appropriate boot devices and peripherals. As long as the PS peripherals and available MIO connections meet the design requirements, no bitstream is required. This chapter guides you through creating one such design.

2.1.1 Take a Test Drive! Creating a New Embedded Project With a Zynq Processing System

For this test drive, you start the ISE® PlanAhead[™] design and analysis tool and create a project with an embedded processor system as the top level.

Starting Your Design in the PlanAhead Design Tool

- 1. Start the PlanAhead tool.
- 2. Select Create New Project to open the New Project wizard.

Wizard Screen	System Property	Setting or Command to Use
Project Name	Project name	Specify the project name.
	Project location	Specify the directory in which to store the project files.
	Create Project Subdirectory	Leave this checked.
Project Type	Specify the type of sources for your design. You can start with RTL or a synthesized EDIF	Use the default selection, RTL Project .
Add Sources	Do not make any changes on this screen.	
Add Existing IP	Ig IP Do not make any changes on this screen.	
Add Constraints Do not make any changes on this screen.		nis screen.
Default Part	Specify	Select Boards .
	Board	Select Zynq-7 ZC702 Evaluation Board.
		Review the project summary before clicking Finish to create the project.

3. Use the information in the table below to make your selections in the wizard screens.

When you click **Finish**, the New Project wizard closes and the project you just created opens in the PlanAhead design tool.

You'll now use the Add Sources wizard to create an embedded processor project.

1. Click Add Sources in the Project Manager.

The Add Sources wizard opens.

- 2. Select the Add or Create Embedded Sources option and click Next.
- 3. In the Add or Create Embedded Source window, click Create Sub-Design.
- 4. Type a name for the module and click **OK**. For this example, use the name **system**.

The module you created displays in the sources list.

5. Click Finish.

The PlanAhead design tool creates your embedded design source project. It recognizes that you have an embedded processor system and starts XPS.

Continuing Your Design in XPS

You can design a new embedded system in XPS using two methods:

• Using the Base System Builder (BSB) wizard

In the BSB wizard, you can select and configure the processing system I/O interface and add default peripherals to the fabric. Xilinx recommends using the BSB wizard to create the foundation for any new embedded design project.

• Creating a Blank Project

With this option, you must manually add Processing system to your design and do the configuration for I/O interface.

Designing a New Embedded System Using the BSB Wizard

1. In the dialog box opens to ask if you want to create a Base System using the BSB wizard, click Yes.

The first window of the BSB asks you to elect whether to create an AXI-based or PLB-based system.

- 2. Select AXI system and click OK.
- 3. In the Base System Builder wizard, create a project using the settings described in the following table. If no setting or command is indicated in the table, accept the default values.

Wizard Screens	System Property	Setting or Command to Use
Board and System Selection	Board	Use the default option to create a system for the Zynq ZC702 Evaluation Platform Revision C.
		<i>Note:</i> This is pre-populated because you selected this board in the PlanAhead tool.
	Board Configuration	This information is pre-populated based on your board selection.
	Select a System	Zynq Processing System 7
Peripheral Configuration	Select and Configure Peripherals	Remove the following from the Included Peripherals list:GPIO_SWLEDs_4Bits

- 4. To generate your design, click **Finish**.
- 5. Close the XPS window. The active PlanAhead tool session updates with the project settings.

For Exporting System information to SDK for software development, refer to 2.1.2 Take a Test Drive! Exporting to SDK.

Designing a New Embedded System Using a Blank Project

If you already created a default embedded system using the BSB wizard, skip this section and move on to 2.1.2 Take a Test Drive! Exporting to SDK.

1. In the dialog box that opens to ask if you want to create a Base System using the BSB wizard, click **No**.

For this example, you will manually add a processor to your system

2. In the IP Catalog, select **Processor > Processing System** to add it to the system.

A dialog box opens, asking if you want to add one processing_system7 4.01.a instance to your design.

- 3. Click **Yes** to add the processor instance.
- 4. Click the **Bus Interfaces** tab. Notice that processing_system7 was added.




Figure 2-1: XPS System Assembly View

5. Click the **Zynq** tab in the System Assembly View to open the Zynq Processing System block diagram.




Figure 2-2: Zynq Processing System

Review the contents of the block diagram. The green colored blocks in the Zynq Processing System diagram are items that are configurable. You can click a green block to open the coordinating configuration window.

6. Click the Import Zynq Configurations button 🛛 📥 .

The Import Zynq Configurations dialog box opens.


7. Select a configuration template file. The template selected by default is the one in the installation path on your local machine that corresponds to the ZC702 board.

Configuration	remplate						
n Template (C	Configuratio	ons available ir	n the installed	l area) :			
2 Developme	ent Board	Template					
emplate (Cont	figurations	s created by Us	er).				
emplate (Com	ngurationa	s created by 03					
ary of selecte	d Configur	ration:					
nq PS co	onfigu	ration	ΜΙΟ	Freq			
nq PS co	onfigu	ration Signal Group	MIO MIO 46 47	Freq 23.8095			
n q PS co Peripheral	nfigu Status	ration Signal Group default		· · ·			
nq PS co Peripheral CAN0	nfigu Status Enabled	ration Signal Group default		23.8095			
Peripheral CAN0 CAN1	Status Enabled Disabled Enabled	ration Signal Group default	MIO 46 47	23.8095 100 MBPS			
Peripheral CAN0 CAN1	Status Enabled Disabled Enabled	ration Signal Group default default GRP_MDIO	MIO 46 47 MIO 16 27	23.8095 100 MBPS			
Peripheral CAN0 CAN1 ENET0	Status Enabled Disabled Enabled	ration Signal Group default default GRP_MDIO	MIO 46 47 MIO 16 27	23.8095 100 MBPS			
Peripheral CAN0 CAN1 ENET0 ENET1	Disabled Disabled Disabled	ration Signal Group default default GRP_MDIO default	MIO 46 47 MIO 16 27 MIO 52 53	23.8095 100 MBPS			
Peripheral CAN0 CAN1 ENET0 ENET1 GPI0	nfigu Status Enabled Disabled Enabled Enabled Enabled Enabled	ration Signal Group default default GRP_MDIO default	MIO 46 47 MIO 16 27 MIO 52 53 MIO	23.8095 100 MBPS			
Peripheral CAN0 CAN1 ENET0 ENET1 GPI0	nfigu Status Enabled Disabled Enabled Enabled Enabled Enabled	ration Signal Group default default GRP_MDIO default default GRP_INT	MIO 46 47 MIO 16 27 MIO 52 53 MIO MIO 50 51	23.8095 100 MBPS			
Peripheral CAN0 CAN1 ENET0 ENET1 GPI0 I2C0	nfigu Status Enabled Disabled Enabled Enabled Enabled	ration Signal Group default default GRP_MDIO default default GRP_INT	MIO 46 47 MIO 16 27 MIO 52 53 MIO MIO 50 51	23.8095 100 MBPS			
Peripheral CAN0 CAN1 ENET0 ENET1 GPI0 I2C0 I2C1	nfigu Status Enabled Disabled Enabled Disabled Enabled Enabled Disabled	ration Signal Group default default GRP_MDIO default default GRP_INT	MIO 46 47 MIO 16 27 MIO 52 53 MIO MIO 50 51	23.8095 100 MBPS			

Figure 2-3: Import Zynq Configurations Dialog Box

- 8. Click **OK**.
- 9. In the confirmation window that opens to verify that the Zynq MIO Configuration and Design will be updated, click **Yes**.

XILINX.



10. Note the change to the Zynq block diagram. The I/O Peripherals become active.

Figure 2-4: Updated Zynq Block Diagram

11. In the block diagram, click the green I/O Peripherals box.

Many peripherals are now enabled in the Processing System with some MIO pins assigned to them as per the board layout of the ZC702 board. For example, UART1 is enabled and UART0 is disabled. This is because UART1 is connected to the USB - UART connector through UART to the USB converter chip on the ZC702 board.

- 12. Close the Zynq PS MIO Configurations window.
- 13. Close the XPS window. The active PlanAhead tool session updates with the project settings.

For Exporting System information to SDK for software development, refer to 2.1.2 Take a Test Drive! Exporting to SDK.

2.1.2 **A Take a Test Drive! Exporting to SDK**

In this test drive, you will launch SDK from the PlanAhead tool.

1. Under **Design Sources** in the Sources pane, right-click **system(system.xmp)** and select **Create Top HDL**.

PlanAhead generates the system_stub.v top-level module for the design.

2. In the PlanAhead tool, Select **File > Export > Export Hardware**.

The Export Hardware dialog box opens. By default, the Export Hardware check box is checked.

3. Check the Launch SDK check box.

4. Click OK; SDK opens.

Notice that when SDK launches, the hardware description file is automatically read in. The system.xml tab shows the address map for the entire Processing System.

C/C++-system_hw_platform/system.xm File Edit Source Refactor Navigate Search						:
		≪ - ⊗ -]	☆・0・0	• 2	C/C++	
Project Explorer 🗙 🗖 🗖	👔 system.xml 😣 🙀 system.mss	c main.c	helloworld.c			6
	system_hw_platform Hardw			ion		-
E- 🥵 system_hw_platform	Design Information					
- ⓑ ps7_init.h - ⓒ ps7_init.html - ⓒ ps7_init.td - ⓒ system.xml	Target FPGA Device: xc7z020 Created With: EDK 14.1 Created On: Wed Apr 25 11:58:49 XPS Design Report: <u>file://C:/Project/Zync</u>		ject 1/project 1.sdk	/SDK/SDK_Export/hw/system.html		
	Address Map for processor ps7_cortes	xa9_0				
	ps7_uart_1 0xe0001000 0x ps7_i2c_0 0xe0004000 0x ps7_can_0 0xe0008000 0x ps7_sd_0 0xe0100000 0x	xe0004fff xe0008fff xe0100fff				
	ps7_ttc_0 0xf 8001000 0x ps7_ethernet_0 0xe000b000 0x ps7 usb 0 0xe0002000 0x	xe000bfff				
	ps7_qspi_0 0xe000d000 0x ps7_qspi_linear_0 0xfc000000 0x	xfcffffff				
	ps7_wdt_0 0xf8005000 0x ps7_ddr_0 0x00100000 0x	x3fffffff				
	ps7_gpio_0 0xe000a000 0x ps7_ddrc_0 0xf8006000 0x ps7 dev cfq 0 0xf8007000 0x	xf8006fff				
	ps7_dma_s 0xf8003000 0x ps7_iop_bus_config_0 0xe0200000 0x	xf8003fff				
	ps7_ram_0 0x00000000 0x ps7_ram_1 0xffff0000 0x	xfffffdff				
	ps7_scugic_0 0xf8f00100 0x ps7_scutimer_0 0xf8f00600 0x	xf8f0061f				
	ps7_scuwdt_0 0xf8f00620 0x ps7_skcr_0 0xf8000000 0x	xf8000fff				
	ps7_dma_ns 0xf8004000 0x axi_gpio_0 0x41200000 0x axi timer 0 0x42800000 0x	x4120ffff				
	Overview Source					•
0 items selected			1] # 🛃 🖉 📮	₽ □

Figure 2-5: Address Map in SDK system.xml Tab

What Just Happened?

The PlanAhead design tool exported the Hardware Platform Specification for your design (system.xml in this example) to SDK. In addition to system.xml, there are four more files exported to SDK. They are ps7_init.c, ps7_init.h, ps7_init.tcl, and ps7_init.html.

The system.xml file opens by default when SDK launches. The address map of your system read from this file is shown by default in the SDK window.

The ps7_init.c and ps7_init.h files contain the initialization code for the Zynq Processing System and initialization settings for DDR, clocks, plls, and MIOs. SDK uses these settings when initializing the processing system so that applications can be run on top of the processing system. There are some settings in the processing system that are fixed for the ZC702 evaluation board.

What's Next?

Now you can start developing the software for your project using SDK. The next sections help you create a software application for your hardware platform.

2.1.3 Take a Test Drive! Running the "Hello World" Application

- 1. Connect the power cable to the board.
- 2. Connect a Xilinx Platform cable USB II cable or digilent cable between the Windows Host machine and the Target board with the following details:

If you are using a Xilinx Platform Cable USB II, set the SW10 switch as follows:

- a. Set Bit 1 position toward 'ON' side.
- b. Set Bit 2 position opposite of 'ON' side.

If you are using Digilent cable, set the SW10 switch as follows:

- a. Set Bit 1 position opposite of 'ON' side.
- b. Set Bit 2 position toward 'ON' side.
- 3. Connect a Xilinx Platform cable USB II cable between the Windows Host machine and the Target board.
- 4. Connect a USB cable to connector J17 on the target board with the Windows Host machine. This is used for USB to serial transfer.
- 5. Power on the ZC702 board using the switch indicated in Figure 2-6.

IMPORTANT: Ensure that jumpers J27 and J28 are placed on the side farther from the SD card slot and the rest of the jumpers in this line are placed towards the SD card slot.




Figure 2-6: ZC702 Board Power Switch

6. Open a serial communication utility for the COM port assigned on your system. SDK provides a serial terminal utility; select **Window > Show View > Terminal** to open it.

Note: The standard configuration for Zynq Processing System is: Baud rate 115200; 8 bit; Parity: none; Stop: 1 bit; Flow control: none.

- 7. Select File > New > Xilinx C Project.
- 8. Select **Hello World** in the template list and keep the remaining default options. The location of your project, hardware platform used, and processor are visible in this window. For now the processor used is ps7_cortexa9_0.
- 9. Click Next.
- 10. On the next page, the BSP for this project is selected. Click **Finish** to generate the BSP for the Hello World application.
- 11. The Hello World application and its BSP are both compiled and the .elf file is generated.
- 12. Right-click hello_world_0 and select Run as > Run Configurations.
- 13. Right-click Xilinx C/C++ ELF and click New.
- 14. The new run configuration is created named hello_world_0 Debug.

The configurations associated with the application are pre-populated in the Main tab of the launch configurations.

15. Click the **Device Initialization** tab in the launch configurations and check the settings here.

Notice that there is a configuration path to the initialization TCL file. The path of ps7_init.tcl is mentioned here. This file was exported when you exported your design to SDK; it contains the initialization information for the processing system.

- 16. The STDIO Connection tab is available in the launch configurations settings. You can use this to have your STDIO connected to the console. We will not use this now because we have already launched a serial communication utility. There are more options in launch configurations but we will focus on them later.
- 17. Click Run.
- 18. "Hello World" appears on the serial communication utility.

Note: There was no bitstream download required for the above software application to be executed on the Zynq evaluation board. The ARM Cortex A9 dual core is already present on the board. Basic initialization of this system to run a simple application is done by the Device initialization TCL script.

What Just Happened?

The application software sent the "Hello World" string to the UART1 peripheral of the PS section.

From UART1, the "Hello world" string goes, byte by byte, to the serial terminal application running on the host machine, which displays it as a string.

Associated Training Lab

The corresponding lab course for this Test Drive is *EDK: Adding and Downloading Software*. In this lab, you'll use the SDK tools to create a software board support package and sample application. You'll then configure the device and download the application to test.

A link to training labs is available in Appendix A, Additional Resources.

2.1.4 Additional Information

Board Support Package

The board support package (BSP) is the support code for a given hardware platform or board that helps in basic initialization at power up and helps software applications to be run on top of it. It can be specific to some operating systems with bootloader and device drivers.

Standalone OS

Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts, and exceptions, as well as the basic processor features of a hosted environment. These basic features include standard input/output, profiling, abort, and exit. It is a single threaded semi-hosted environment.

The application you ran in this chapter was created on top of the Standalone OS.



Chapter 3

Embedded System Design Using the Zynq Processing System and Programmable Logic

One of the unique features of using the Xilinx® Zynq[™] processor EPP as an embedded design platform is in using the Zynq Processing System (PS) for its ARM Cortex A9 dual core processing system as well as Programmable Logic (PL) available on it.

In this chapter we will be creating a design with:

- AXI GPIO and AXI Timer with interrupt from fabric to PS section
- ChipScope[™] IP instantiated in the PL
- Zynq PS GPIO pin connected to the PL side pin via the EMIO interface

The flow of this chapter is similar to that in Chapter 2. If you have skipped that chapter, you might want to look at it because we will keep referring to the material in it many times in this chapter.

3.1 Adding IPs in Fabric to Zynq PS

There is no restriction on the complexity of an IP that can be added in fabric to be tightly coupled with the Zynq PS. This section covers a simple example with AXI GPIO, AXI Timer with interrupt, PS section GPIO pin connected to PL side pin via EMIO interface, and ChipScope instantiation for the proof of concept.

In this section, you'll create a design to check the functionality of the AXI GPIO, AXI Timer with interrupt instantiated in fabric, and PS section GPIO with EMIO interface. The block diagram for the system is as shown in Figure 3-1.




Figure 3-1: Block Diagram

This system covers the following connections:

- Fabric-side AXI GPIO has only 1 bit channel width and it is connected to the push-button switch 'SW5' on the ZC702 board.
- PS section GPIO also has 1 bit interface routed to fabric pin via EMIO interface and connected to the push-button switch 'SW7' on the board.
- In the PS section another 1 bit GPIO is connected to the LED 'DS23' on board which is on MIO port.
- AXI timer interrupt is connected from fabric to the PS section interrupt controller. The timer starts when you press any of the selected push buttons on the board. After the timer expires, the timer interrupt is triggered.

You will write the application software code. When you run the code, a message appears in the serial terminal and asks you to select the push button switch to use on the board (either SW7 or SW5). When the button is pressed, the timer starts automatically, switches OFF LED DS23, and waits for the timer interrupt to happen. After the Timer Interrupt, LED DS23 switches ON and execution starts again and waits for you to again select the push button switch in the serial terminal.

You will add the ChipScope Integrated Controller (ICON) and AXI Monitor IPs to the design so that in a later section you can learn how to debug hardware using the AXI monitor.

The sections of Chapter 2 are valid for this design flow also. You'll use the system created in that chapter and pick up the procedure following 2.1.1 Take a Test Drive! Creating a New Embedded Project With a Zynq Processing System.

3.1.1 Take a Test Drive! Checking the Functionality of the IPs Instantiated in the Fabric

In this test drive, you'll check the functionality of the AXI GPIO, AXI Timer with interrupt instantiated in fabric and EMIO interface.

- In the PlanAhead tool Sources pane, invoke XPS by double-clicking system_i-system(system.xmp). This is the embedded source you created in Take a Test Drive! Creating a New Embedded Project With a Zynq Processing System, page 10.
- 2. In the XPS System Assembly View, click the **Bus Interfaces** tab.
- 3. From the IP catalog, expand **General Purpose IO** and double-click **AXI General Purpose IO** to add it.

A message appears asking if you want to add the axi_gpio 1.01.b IP instance to your design.

4. Click **Yes**.

The configuration window for GPIO opens.

- 5. Expand Channel 1 to view configuration parameters for channel 1.
- 6. Notice GPIO Data Channel Width with value 32. Change it to 1 as your design needs only one bit of input to work. Leave all other parameters as they are.
- 7. Click **OK**.

A message window opens with the message "axi_gpio IP with version number 1.01.b is instantiated with name axi_gpio_0". It will ask you to determine to which processor to connect. Remember you are designing with a dual core ARM processor. The message also says XPS will make the Bus Interface Connection, assign the address, and make IO ports external.

The default choice of processor is "processing_system7_0". Do not change this.

8. Click **OK**.

There are a few connections that are not done automatically and must be done manually.

Note: The AXI interconnect automatically gets instantiated between the Fabric IPs and the PS Section Interconnect. In this example, AXI GPIO is connected to PS through AXI interconnect.

9. In the IP Catalog, expand DMA and Timer and double-click the AXI Timer/Counter IP to add it.

A dialog box appears asking if you want to add the axi_timer_1.03.a IP instance to your design.

10. Click Yes.

The configuration window for TIMER opens. Leave all other parameters as they are.

11. Click **OK**.

A message window opens with the message "axi_timer IP with version number 1.03.a is instantiated with name axi_timer_0." It will ask you to determine to which processor to connect. Remember you are designing with a dual core ARM processor. The message also says XPS will make the Bus Interface Connection, assign the address, and make IO ports external.

The default choice of processor is "processing_system7_0". Do not change this.

12. Click **OK**.

You'll connect the AXI timer Interrupt to the PS section interrupt manually later in this section.

- 13. In the IP Catalog, expand **Debug** and add two IPs to the design: **ChipScope AXI Monitor** and **ChipScope Integrated Controller**. Do not make changes to the configuration of either IP.
- 14. Click the **Ports** tab, which lists the IPs and their ports. Expand axi_interconnect_1, axi_gpio_0, axi_timer_0, chipscope_axi_monitor_0, and chipscope_icon_0.
- 15. Review the following IP connections. If any of these aren't already connected, connect them now

IP	Port	Connection
axi_interconnect_1	INTERCONNECT_ACLK	processing_system7_0 : FCLK_CLK0
	INTERCONNECT_ARESETN	processing_system7_0::FCLK_RESET0_N
axi_gpio_0	(BUS_IF) S_AXI::S_AXI_ACLK	processing_system7_0: FCLK_CLK0
	(IO_IF) gpio_0::GPIO_IO	External Port ::axi_gpio_0_GPIO_IO_pin
axi_timer_0	(BUS_IF) S_AXI_::S_AXI_ACLK	processing_system7_0 : FCLK_CLK0
Chipscope_axi_monitor_0	CHIPSCOPE_ICON_CONTROL	Chipscope_icon_0 ::control0
	(BUS_IF) MON_AXI:: MON_AXI_ACLK	processing_system7_0 : FCLK_CLK0
Chipscope_icon_0	Control0	Chipscope_axi_monitor0::CHIPSCOPE_ICON _CONTROL



Name	Connected Port	Directio	on Range	Class	Frequency(Hz) Res
External Ports					
axi_interconnect_1					
- INTERCONNECT_ACLK	processing_system7_0::FCLK_CLK0	<u>/</u> I		CLK	
INTERCONNECT_ARESETN	processing_system7_0::FCLK_RESET0_N	<u>/</u> I		RST	
processing_system7_0					
<i>⊡ axi_gpio_0</i>					
⊟ (BUS_IF) S_AXI	Connected to BUS axi_interconnect_1	• / I			
S_AXI_ACLK	processing_system7_0::FCLK_CLK0	<u></u> 1		CLK	
⊡ (IO_IF) gpio_0	Connected to External Ports	• / I			
- GPIO_IO_I					
···· GPIO_IO_O		<u>/</u> 0			
···· GPIO_IO_T		<u>/</u> 0			
GPIO_IO	External Ports::axi_gpio_0_GPIO_IO_pin	🔎 IO			
<i>⊡ axi_timer_0</i>					
CaptureTrig0		<u>/</u> I			
- CaptureTrig1		<u>/</u> I			
- GenerateOut0		<u>/</u> 0			
- GenerateOut1		10			
- PWM0		<u>/</u> 0			
- Interrupt		10		INTERRUPT	
Freeze		<u>/</u> I			
⊡ (BUS_IF) S_AXI	Connected to BUS axi_interconnect_1	• _ I			
S_AXI_ACLK	processing_system7_0::FCLK_CLK0	<u>/</u> I		CLK	
chipscope_axi_monitor_0					
CHIPSCOPE_ICON_CONTROL	chipscope_icon_0::control0	<u>/</u> I	[35:0]		
RESET		<u>/</u> I			
- MON_AXI_TRIG_OUT		<u>/</u> 0			
(BUS_IF) MON_AXI	Not connected to BUS or External Ports	-			
chipscope_icon_0					
- control0	chipscope_axi_monitor_0::CHIPSCOPE_ICON	Λ.Ο	[35:0]		
4			1		
					<u>•</u>

Your Ports tab should be similar to Figure 3-2.



16. Collapse all IPs and expand processing_system7_0. If the following port connection is not made, do it now. It should look like Figure 3-3.

IP	Port	Connection
Processing_system7_0	(BUS_IF) M_AXI_GP0:: M_AXI_GPO_ACLK	processing_system7_0 :: FCLK_CLK0

Name	Connected Port	Direction	Range	Class	Frequency(Hz) F
□ processing_system7_0					
M_AXI_GP0_ARESETN		0		RST	
- FCLK_CLK3	1	0		CLK	
- FCLK_CLK2	1	0		CLK	
FCLK_CLK1	1	0		CLK	
-FCLK_CLK0	processing_system7_0::[M_AXI_GP0]::M_AXI_GP. axi_gpio_0::[S_AXI]::S_AXI_ACLK axi_interconnect_1::[S_AXI_CTR1]::INTERCONNE axi_inter_0::[S_AXI]::S_AXI_ACLK	0		CLK	
FCLK_CLKTRIG3_N		I			
FCLK_CLKTRIG2_N		I			
FCLK_CLKTRIG1_N		I			
FCLK_CLKTRIG0_N		I			
- FCLK_RESET3_N		0		RST	
FCLK_RESET2_N		0		RST	
- FCLK_RESET1_N		0		RST	
FCLK_RESET0_N	axi_interconnect_1::INTERCONNECT_ARESETN 🥖			RST	
- IRQ_F2P	L to H: No Connection	I		INTERRUPT	
Core0_nFIQ		I		INTERRUPT	
Core0_nIRQ		I		INTERRUPT	
Core1_nFIQ		I		INTERRUPT	
- Core1_nIRQ		I		INTERRUPT	
IRQ_P2F_QSPI		0		INTERRUPT	
IRQ_P2F_GPIO		0		INTERRUPT	
IRQ_P2F_USB0		0		INTERRUPT	
- IRQ_P2F_ENET0		0		INTERRUPT	
IRQ_P2F_ENET_WAKE0		0		INTERRUPT	
- IRQ_P2F_SDIO0		0		INTERRUPT	
IRQ_P2F_I2C0		0		INTERRUPT	
- IRQ_P2F_CAN0		0		INTERRUPT	
IRQ_P2F_UART1		0		INTERRUPT	
BUS_IF) M_AXI_GP0	Connected to BUS axi_interconnect_1	I			
M_AXI_GP0_ACLK	processing_system7_0::FCLK_CLK0	I		CLK	
IO_IF) MEMORY_0	Connected to External Ports				
(IO_IF) PS_REQUIRED_EXTERNAL	Connected to External Ports				-
•					Þ

Figure 3-3: Ports Tab with processing_system7_0 Expanded and M_AXI_GP0_ACLK Connected

- 17. Connect the Timer interrupt on the fabric side to the PS side interrupt controller by doing the following:
 - a. In the Connected Port column of Processing_System7_0, click L to H: No Connection.

The Interrupt Connection dialog box opens.

🗞 Interrupt Connection Dialog 🛛 🛛 🔀					
Interrupt Controller processing_system7_0	Show Net Name				
Unconnected Interrupt(s)	Connected Interrupt(s)				
Instance Name Port Name	Instance Name Port Name				
1 axi_timer_0 Interrupt					
		쟙			
	₽				
	-	<u> </u>			
	OK Cancel Help				
1 axi_timer_0 Interrupt					

Figure 3-4: Interrupt Connection Dialog Box

b. In the Unconnected Interrupts list, select axi_timer_0 and click the right arrow button to move it to the Connected Interrupts list.

nterrupt Controlle	r processing_system7_0 💌			Show Net Name		
Inconnected Inter	rupt(s)	_	Conr	nected Interrupt(s		
Instance Name	Port Name			Instance Name	Port Name	
			91	axi_timer_0	Interrupt	
		⊳				否
		4				\sim
		4				\ ₽
						~

Figure 3-5 displays the axi_timer_0 interrupt instance connected with Interrupt ID 91.



c. Click OK.

XPS connects the timer interrupt on the Fabric side to the PS section interrupt controller.

I CEN_REDE ID_N		<u></u> U	101
- FCLK_RESET2_N		<u>/</u> 0	RST
- FCLK_RESET1_N		<u>/</u> o	RST
- FCLK_RESET0_N	axi_interconnect_1::INTERCONNECT_AF	RESETN 🟒 O	RST
IRQ_F2P	L to H: axi_timer_0_Interrupt	I	INTERRUPT
- Core0_nFIQ		Ι	INTERRUPT
- Core0_nIRQ		I	INTERRUPT
- Core1_nFIQ		I	INTERRUPT
Core1 nIPO		т	INTEDDIDT

Figure 3-6: Timer Interrupt Connected on the Fabric Side

- 18. Click the **Bus Interfaces** tab and expand chipscope_axi_monitor_0.
- 19. In the **Bus Name** column, click **No Connection**. Using the drop-down list that appears, connect chipscope_axi_monitor to axi_gpio_0.S_AXI.

By making this connection, you can monitor any type of AXI-related transactions on the axi_gpio_0 slave AXI bus using ChipScope Analyzer.

Name	IP Version	Bus Name	ІР Туре
- axi_interconnect_1	1.06.a		≚ axi_interco
processing_system7_0	4.00.a		🖄 processing
	1.01.b		≚ axi_gpio
axi_timer_0	1.03.a		🞽 axi_timer
chipscope_axi_monitor_0	3.03.a		🞽 chipscope_
MON_AXI		axi_gpio_0.S_AXI	■ 1
- chipscope_icon_0	1.06.a		≚ chipscope_

Figure 3-7: Connected chipscope_axi_monitor

- 20. Route the PS section GPIO to the PL side pad using the EMIO interface by doing the following:
 - a. In the XPS System Assembly View, click the **Zynq** tab.
 - b. Click the green General button to open the XPS Core Config dialog box.
 - c. In the **User** tab, expand the **General** item.
 - d. Click to select the Enable GPIO on EMIO Interface check box.



TIP: If you cannot see the check boxes for the items in the XPS Core Config dialog box, click and drag the right side of the window to expand it.

The **Width of GPIO on EMIO interface** setting is enabled on the next row. The default setting is 64.

- e. Change the GPIO width to 1 and click OK.
- f. In the System Assembly View, click the Ports tab and expand processing_system7_0. You can see that the GPIO port is not connected to an external port.

		<u>_</u> U	INTERNOFT
(BUS_IF) M_AXI_GP0	Connected to BUS axi_interconnect_1	•	
M_AXI_GP0_ACLK	processing_system7_0::FCLK_CLK0	<u>/</u> I	CLK
(IO_IF) GPIO_0	Not connected to External Ports		
□ (IO_IF) MEMORY_0	Connected to External Ports	•	
ID_IO_IF) PS_REQUIRED_EXTERNAL	Connected to External Ports	•	
	Not connected to External Ports	•	



- 21. Expand (IO_IF)GPIO_0 and select GPIO.
- 22. Click the drop-down arrow in the Connected Port column and select External Ports.

Making this connection allows you to assign the PL section pin location to PS GPIO in the user constraint file (UCF) later in this chapter.

23. Run Design Rule Check. Ensure there are no errors in the console.

Note: If there are errors, double-check the steps you followed.

warnings	
L WARNING:EDK:4180 - PORT: t	di in, CONNECTOR: bscan tdi - No driver found. Port will be driven to GND - C:\Xilinx\14.1\ISE
A WARNING: EDK: 4180 - PORT: r	reset_in, CONNECTOR: bscan_reset - No driver found. Port will be driven to GND - C:\Xilinx\14.1)
MARNING:EDK:4180 - PORT: s	hift_in, CONNECTOR: bscan_shift - No driver found. Fort will be driven to GND - C:\Xilinx\14.1\
1 WARNING:EDK:4180 - PORT: u	pdate_in, CONNECTOR: bscan_update - No driver found. Port will be driven to GND - C:\Xilinx\14.
1 WARNING: EDK: 4180 - PORT: s	el_in, CONNECTOR: bscan_sell - No driver found. Port will be driven to GND - C:\Xilinx\14.1\ISF
MARNING:EDK:4180 - PORT: d	<pre>lrck_in, CONNECTOR: bscan_drck1 - No driver found. Port will be driven to GND - C:\Xilinx\14.1\]</pre>
: WARNING:EDK:4180 - PORT: c	apture_in, CONNECTOR: bscan_capture - No driver found. Fort will be driven to GND - C:\Xilinx\
1 WARNING:EDK:4181 - PORT: F	CLK_RESETO_N, CONNECTOR: processing_system7_0_FCLK_RESETO_N - floating connection - C:\Project)
1 WARNING:EDK:4181 - PORT: t	do_out, CONNECTOR: bscan_tdo1 - floating connection - <u>C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProce</u> r

Figure 3-9: Design Rule Check Warnings

- 24. Close XPS. The PlanAhead[™] design tool window becomes active again.
- 25. In Design Sources, click on your embedded source and then right-click it and select **Create Top HDL**. The PlanAhead tool generates the system_stub.v file.
- 26. In the Project Manager list of the Flow Navigator, click Add Sources.
- 27. In the dialog box that opens, select Add or Create Constraints, then click Next.
- 28. Click **Create File**. In the Create Constraints File dialog box that opens, name the file **system** and click **OK**.
- 29. Click Finish.

30. Expand the **Constraints** folder in the Sources window. Notice that the blank file system.ucf was added inside constrs_1.




Figure 3-10: system.ucf File Added

31. Type the following text in the UCF file:

```
# Connect to Push Button "SW5"
NET axi_gpio_0_GPIO_IO_pin IOSTANDARD=LVCMOS25 | LOC=G19;
# Connect to Push Button "SW7"
NET processing_system7_0_GPIO_pin IOSTANDARD=LVCMOS25 | LOC=F19;
```

The following settings are made:

- The LOC constraint for NET "axi_gpio_0_IO_pin" connects the AXI GPIO pin to the G19 pin of the PL section and physically connects it to the SW5 push button on the board.
- The LOC constraint for NET "processing_system7_0 GPIO pin" connects the PS section GPIO to the F19 pin of the PL section and physically connects it to the SW7 push button on the board.
- The IOSTANDARD=LVCMOS25 constraint sets both pins to LVCMOS 2.5V I/O standard.
- 32. Save all modified files.
- 33. In the Program and Debug list in the Flow Navigator, click **Generate Bitstream**. Ignore any critical warnings that appear.
- 34. After the Bitstream generation completes, export the hardware and Launch SDK as described in Chapter 2. For this design, since there is a bitstream generated for the PL Fabric, this will also be exported to SDK.

Associated Training Lab

The corresponding lab course for this Test Drive is *SDK: Basic System Implementation*. In this lab, you'll begin with the Processing System Configuration wizard (Zynq EPP) to create a hardware design. You'll then specify a basic software platform and add a software application to the system.

A link to training labs is available in Appendix A, Additional Resources.

3.1.2 **Take a Test Drive! Working with SDK**

- 1. SDK launches with the "Hello World" project you created with the Standalone PS in Chapter 2.
- 2. Select **Project > Clean** to clean and build the project again.
- 3. Open the helloworld.c file and modify the application software code as described in Standalone Application Software for the Design, page 30.
- 4. Open the serial communication utility with baud rate set to 115200.
- 5. Connect the board.
- Because you have a bitstream for the PL Fabric, you must download the bitstream. To do this, select Xilinx Tools > Program FPGA. The Program FPGA dialog box, shown in Figure 3-11, opens. It displays the bitstream exported from PlanAhead.

🐵 Program FPGA 💦 🔊					
Program FPGA 🔶					
Specify the	bitstream and the ELF files that reside in BRAM memory				
F Hardware C	Configuration				
Hardware S	pecification: C:\workspace\ZC702_hw_platform\system.xml				
Bitstream:	C:\workspace\ZC702_hw_platform\system.bit Browse				
BMM File:	Browse				
Software C	onfiguration				
Processor	ELF File to Initialize in Block RAM				
?	Program Cancel				

Figure 3-11: Program FPGA Dialog Box

- 7. Click **Program** to download the bitstream and program the PL Fabric.
- 8. Run the project similar to the steps in Take a Test Drive! Running the "Hello World" Application, page 18.
- 9. In the system, the AXI GPIO pin is connected to push button SW5 on the board, and the PS section GPIO pin is connected to push button SW7 on the board via an EMIO interface.
- 10. Follow the instructions printed on the serial terminal to run the application.

3.2 Standalone Application Software for the Design

The system you designed in this chapter requires application software for the execution on the board. This section describes the details about the application software.

The main() function in the application software is the entry point for the execution. This function includes initialization and the required settings for all peripherals connected in the system. It also has a selection procedure for the execution of the different use cases, such as AXI GPIO and PS GPIO using EMIO interface. You can select different use cases by following the instruction on the serial terminal.

```
XILINX.
```

3.2.1 Application Software Steps

Application Software comprises the following steps:

- 1. Initialize the AXI GPIO module.
- 2. Set a direction control for the AXI GPIO pin as an input pin, which is connected with SW5 push button on the board. The location is fixed via LOC constraint in the user constraint file (UCF) during system creation.
- 3. Initialize the AXI TIMER module with device ID 0.
- 4. Associate a timer callback function with AXI timer ISR.

This function is called every time the timer interrupt happens. This callback switches on the LED 'DS23' on the board and sets the interrupt flag.

The main() function uses the interrupt flag to halt execution, wait for timer interrupt to happen, and then restarts the execution.

- 5. Set the reset value of the timer, which is loaded to the timer during reset and timer starts.
- 6. Set timer options such as Interrupt mode and Auto Reload mode.
- 7. Initialize the PS section GPIO.
- 8. Set the PS section GPIO, channel 0, pin number 10 to the output pin, which is mapped to the MIO pin and physically connected to the LED 'DS23' on the board.
- 9. Set PS Section GPIO channel number 2 pin number 0 to input pin, which is mapped to PL side pin via the EMIO interface and physically connected to the SW7 push button switch.
- 10. Initialize Snoop control unit Global Interrupt controller. Also, register Timer interrupt routine to interrupt ID '91', register the exceptional handler, and enable the interrupt.
- 11. Execute a sequence in the loop to select between AXI GPIO or PS GPIO use case via serial terminal.

The software accepts your selection from the serial terminal and executes the procedure accordingly.

After the selection of the use case via the serial terminal, you must press a push button on the board as per the instruction on terminal. This action switches off the LED 'DS23', starts the timer, and tells the function to wait infinitely for the Timer interrupt to happen. After the Timer interrupt happens, LED 'DS23'' switches ON and restarts execution.

For more details about API related to device drivers, refer to the *Zynq-7000 Software Developers Guide* (UG821). A link to this document is available in Appendix A, Additional Resources.

3.2.2 Application Software Code

The Application software for the system is included in helloworld.c, which is available in the ug873_design_files.zip file, which accompanies this guide. A link to this ZIP file is located in Appendix A, Additional Resources.



Chapter 4

Debugging with SDK and ChipScope

This chapter describes two types of debug possibilities with the design flow you've already been working with. The first option is debugging with software using SDK. The second option is hardware debug supported by the ChipScope[™] software.

4.1 Take a Test Drive! Debugging with Software Using SDK

First you will try debugging with software using SDK.

- 1. In the C/C++ Perspective, right-click on the Hello_world_0 Project and select **Debug As > Debug Configurations**. Check that settings are correct for your debug operation.
- 2. Click Debug.

A dialog box appears with a question about the reset properties of your system.

3. Click **OK.**

Another dialog box appears to notify you that this kind of launch is configured to open the Debug perspective when it suspends.

4. Click Yes. The Debug Perspective opens.




Figure 4-1: Debug Perspective Suspended

Note: The addresses shown on this page might be slightly different from the addresses shown on your system.

The processor is currently sitting at the beginning of main() with program execution suspended at line 0x00100608. You can confirm this information with the Disassembly view, which shows the assembly-level program execution also suspended at 0x00100608.

Note: If the disassembly view is not visible, select Window > Show view > Disassembly.

The helloworld.c window also shows execution suspended at the first executable line of C code. Select the Registers view to confirm that the program counter, pc register, contains 0x00100608.

Note: If the Registers window is not visible, select **Window > Show View > Registers**.

5. Double-click in the margin of the helloworld.c window next to the line of code that reads init_platform (). This sets a breakpoint at init_platform (). To confirm the breakpoint, review the Breakpoints window.

Note: If the Breakpoints window is not visible, select **Window > Show View > Breakpoints**.

6. Select **Run > Resume** to resume running the program to the breakpoint.

Program execution stops at the line of code that includes init_platform (). The Disassembly and Debug windows both show program execution stopped at 0x00100630.

7. Select **Run > Step Into** to step into the init_platform () routine.

Program execution suspends at location 0x00100C44. The call stack is now two level deep.

8. Select **Run > Resume** again to run the program to conclusion.

When the program completes running the Debug window shows that the program is suspended in a routine called exit. This happens when you are running under control of the debugger.

- 9. Re-run your code several times. Experiment with single-stepping, examining memory, breakpoints, modifying code, and adding print statements. Try adding and moving views.
- 10. Close SDK.

Associated Training Lab

The corresponding lab course for this Test Drive is *SDK: Debugging*. In this lab, you'll launch the SDK Debug Perspective and the stopwatch application. You'll use these to practice debugging, setting breakpoints, calculating interrupt latency, and stepping through the program's operation.

A link to training labs is available in Appendix A, Additional Resources.

4.2 Take a Test Drive! Debugging Hardware Using ChipScope Software

Next you will try debugging hardware using the ChipScope software using the same application you created in 3.1.2 Take a Test Drive! Working with SDK.

- 1. Re-download the bitstream and application to the ZC702 as described in 3.1.2 Take a Test Drive! Working with SDK.
- 2. Run the Application and Close SDK.
- 3. Open ChipScope Pro[™] Analyzer.
- 4. Make sure the hardware is connected to the USB port of your computer using a Xilinx® Platform Cable or digilent cable. You must also have the Xilinx Platform Cable device driver installed.
- 5. Click the **Open/Search JTAG Cable** button .
- 6. Click **OK**.
- 7. Import a *.cdc file in ChipScope and do the following:
 - a. Select Dev 1 Mydevice1(XC7020).
 - b. Select File > Import.
 - c. Click Select New File and select the chipscope_axi_monitor_0.cdc file from
 <project_path>\<project_name>.srcs\sources_1\edk\system\implementati
 on\chipscope_axi_monitor_0_wrapper.
 - d. Click OK.
- 8. Set a trigger at the "ARVALID" signal by doing the following.
 - a. Expand the Trigger Setup window.
 - b. For the M1:MON_AXI_ARADDRCONTROL unit, change the value of axi_gpio_0_S_AXI/MON_AXI_AVALID from the default of **X** to **1**. With this setting, any positive transaction on this signal triggers the waveform.

Match Unit	Function	Value	Radix	Counter
M0:MON_AXI_ARADDR	==	2000_000_000_000_000_000_000	Bin	disabled
M1:MON_AXI_ARADDRCONTROL	==	1_XXXX	Bin	disabled
axi_gpio_0.S_AXI/MON_AXI_ARVALID		1		
 axi_gpio_0.S_AXIMON_AXI_ARREADY 		X		
 axi_gpio_0.S_AXI/MON_AXI_ARPROT[2] 		X		
 axi_gpio_0.S_AXIMON_AXI_ARPROT[1] 		X		
axi_gpio_0.S_AXI/MON_AXI_ARPROT[0]		X		
M2:MON_AXI_AWADDR	==	2000_0000_0000_0000_0000_0000_0000	Bin	disabled
M3:MON_AXI_AWADDRCONTROL	==	X_XXXX	Bin	disabled
M4:MON_AXI_BRESP	==	2000	Bin	disabled
M5:MON_AXI_GLOBAL	==	X	Bin	disabled
M6:MON_AXI_RDATA	==	2000/2002/2000/2000/2000/2000/2000/	Bin	disabled
M7:MON_AXI_RDATACONTROL	==	XXXXX	Bin	disabled
M8:MON_AXI_WDATA	==	2000_2002_2002_2002_2002_2002_2002	Bin	disabled
M9:MON_AXI_WDATACONTROL	==	X0CX000(Bin	disabled
	ger Condition Name	Trigger Condition Equation		Output Enable
el 🕘	friggerCondition0	MO		Disabled

Figure 4-2: Trigger Setup Window, MON_AXI_AVALID Setting

c. In the Trig section of the Trigger Setup window, click **M0** in the **Trigger Condition Equation** column.

The Trigger Condition dialog box opens.

d. In the **Enable** column, Unselect **M0** and select **M1**.

The trigger channel changes from M0 to M1; the ARVALID signal is on the M1 channel.

			-
Match Unit	Enable	Negate	_
MO			-
M1	<u> </u>		_
M2			
M3			_
M4			
M5 M6			
M6 M7			
M8			
M8 M9			
Ma			-
gger Condition Equal	ion M1		

Figure 4-3: Trigger Condition Dialog Box

- 9. Click **OK**.
- 10. In the Capture section of the Trigger Setup window, change the **Position** setting from **0** to **512**.

The Trigger Point moves to the middle of the waveform as the sample depth changes to 1024.

11. Click the **Run** button 🕨 .

ChipScope Analyzer waits for the trigger event.

12. Follow the instructions on the serial terminal to select the AXI GPIO use case. This triggers the waveform.

Waveform - DEV:1 MyDevice1 (XC7Z020) Bus/Signal X 0 512 472	432 -392 -352 -312 -272 -232 -192 -152 -112 -72 -32	8 48 88 128 168 208 248 288 328 368 408 448 488
axi_gpio_0 0 0		
axi_gpio_0 1 1		
axi_gpio_0 0 0		
axi_gpio_0 4280 4280	42800000	
axi_gpio_0 1 1		
axi_gpio_0 4280 4280	42800000	
axi_gpio_0 1 1		1
axi_gpio_0 0 0		0
axi_gpio_0 00000 00000	000	00000
axi_gpio_0 0 0		0
axi_gpio_0 00000 00000	000	000050
axi gpio 0 F F		F

Figure 4-4: Waveforms

Associated Training Lab

The corresponding lab course for this Test Drive is *Advanced EDK: Debugging with ChipScope Pro Software*. In this lab, you'll perform simultaneous hardware and software debugging with the ChipScope Pro Analyzer software, the SDK Debug Perspective (GDP), and XMD.

A link to training labs is available in Appendix A, Additional Resources.



Chapter 5

Linux Booting and Application Debugging Using SDK

This chapter describes the steps to boot the Linux OS on the Zynq[™]-7000 EPP board. It also provides information about downloading images precompiled by Linux on the target memory using a JTAG interface. The later part of this chapter covers programming of the following non-volatile memory with the Linux precompiled images, which are used for automatic Linux booting after switching on the board:

- On-board QSPI Flash
- SD card

This chapter also describes using the SDK remote debugging feature to debug Linux applications running on the target board. The SDK tool software runs on the Windows host machine. For application debugging, SDK establishes an Ethernet connection to the target board that is already running the Linux OS.

5.1 Requirements

In this chapter, the target platform points to a Zynq board. The host platform points a Windows machine that is running the ISE® Design Suite tools.

Note: The Das U-Boot universal bootloader is required for the tutorials in this chapter. It is included in the precompiled images that you will download next.

From the Xilinx documentation website, download the ug873_design_files.zip file. A link to this document is available in Appendix A, Additional Resources. It includes the following files:

- BOOT.bin: Binary image containing the FSBL and U-Boot images produced by bootgen.
- boot.bif: The file to control bootgen during the creation of BOOT.BIN.
- cdma_app: Standalone Application software for the system you will create in Chapter 6.
- devicetree.dtb: Device tree binary large object (blob) used by Linux, loaded into memory by U-Boot.
- helloworld.c: Standalone Application software for the system you created in Chapter 3.
- linux_cdma_app: Linux OS based Application software for the system you will create in Chapter 6.
- ramdisk8M.image.gz: Ramdisk image used by Linux, loaded into memory by U-Boot.
- README.txt: Description of the release.
- u-boot.elf: U-Boot file used to create the BOOT.BIN image.

- zImage: Linux kernel image, loaded into memory by U-Boot
- zynq_fsbl_0.elf: FSBL image used to create BOOT.BIN image
- stub.tcl: Script file used for steps in 5.2.3 Take a Test Drive! Linux Booting Using JTAG Mode
 that are specific to Zynq Silicon 1.0.

5.2 Booting Linux on a Zynq Board

This section covers the flow for booting Linux on the target board using the precompiled images that you downloaded in 5.1 Requirements.

Note: The compilations of the different images like Kernel image, U-Boot, Device tree, and root file system is beyond the scope of this guide.

5.2.1 Boot Methods

The following boot methods are available:

- Master Boot Method
- Slave Boot Method

Master Boot Method

In the master boot method, different kinds of non-volatile memories like QSPI, NAND, NOR flash, and SD cards are used to store boot images. In this method, the CPU loads and executes the external boot images from non-volatile memory into the Processor System (PS). The master boot method is further divided into *Secure* and *Non Secure* modes. Refer to the *Zynq-7000 Extensible Processing Platform Technical Reference Manual* (UG585) for more detail. A link to this document is available in Appendix A, Additional Resources.

The boot process is initiated by one of the ARM Cortex-A9 CPUs in the processing system (PS) and it executes on-chip ROM code. The on-chip ROM code is responsible for loading the first stage boot loader (FSBL). The FSBL does the following:

- Configures the FPGA with the hardware bitstream (if it exists)
- Configures the MIO interface
- Initializes the DDR controller
- Initializes the clock PLL
- Loads and executes the Linux U-Boot image from non-volatile memory to DDR

The U-Boot loads and starts the execution of the Kernel image, the root file system, and the device tree from non-volatile RAM to DDR. It finishes booting Linux on the target platform.

Slave Boot Method

JTAG can only be used in slave boot mode. An external host computer acts as the master to load the boot image into the OCM using a JTAG connection.

Note: The PS CPU remains in idle mode while the boot image loads. The slave boot method is always a non-secure mode of booting.

In JTAG boot mode, the CPU enters halt mode immediately after it disables access to all security related items and enables the JTAG port. You must download the boot images into the DDR memory before restarting the CPU for execution.

5.2.2 Booting Linux from JTAG

The following flow chart describes the process used to boot Linux on the target platform.




Figure 5-1: Linux Boot Process on the Target Platform

5.2.3 • Take a Test Drive! Linux Booting Using JTAG Mode

- 1. Check the following Board Connection and Setting for Linux booting using JTAG mode:
 - Ensure that the settings of Jumpers J27 and J28 are as described in Take a Test Drive! Running the "Hello World" Application, page 18.
 - Connect an Ethernet cable from the Zynq board to your Windows host machine.
 - Connect the power cable to the board.
- 2. Connect a Xilinx® Platform cable USB II cable or digilent cable between the Windows Host machine and the Target board with the following details:

If you are using a Xilinx Platform Cable USB II, set the SW10 switch as follows:

- a. Set Bit 1 position toward 'ON' side.
- b. Set Bit 2 position opposite of 'ON' side.

If you are using Digilent cable, set the SW10 switch as follows:

- a. Set Bit 1 position opposite of 'ON' side.
- b. Set Bit 2 position toward 'ON' side.
- 3. Connect a USB cable to connector J17 on the target board with the Windows Host machine. This is used for USB to serial transfer.
- 4. Change Ethernet Jumper J30 and J43 as shown in Figure 5-2.



Figure 5-2: Change Jumpers J30 and J43

- 5. Power on the target board.
- 6. Launch SDK and open same workspace you used in Chapter 2 and Chapter 3.
- 7. If the serial terminal is not open, connect the serial communication utility with the baud rate set to 115200.
- 8. Download the bitstream by selecting Xilinx Tools > Program FPGA, then clicking Program.
- 9. Open the XMD tool by selecting **Xilinx Tools > XMD console**.
- 10. At the XMD prompt, do the following:
 - a. Type **connect arm hw** to connect with the PS section CPU1.
 - b. Type source <Project Dir>/project_1/project_1.sdk/SDK_Export/ system_hw_platform/ps7_init.tcl and then type ps7_init to initialize the PS section (such as Clock PLL, MIO, and DDR initialization).

XILINX.

!

IMPORTANT: If you are using Zynq Silicon 1.0, refer to information in <u>Answer Record 47567</u> and follow steps c and d. Otherwise, skip to step e.

c. Type source directory/stub.tcl.

CPU2 continuously waits for the event from CPU1.

Note: The stub.tcl file is available in ug873_design_files.zip, which accompanies this guide. A link to this ZIP file is located in Appendix A, Additional Resources.

- d. Type **target 64** to provide execution control to CPU1.
- e. Type **dow directory/u-boot.elf** to download Linux U-Boot.
- f. Type **con** to start execution of U-Boot.

On the serial terminal, the autoboot countdown message appears:

Hit any key to stop autoboot: 3

g. Press Enter.

Automatic booting from U-Boot stops and a command prompt appears on the serial terminal.

h. At the XMD Prompt, type **stop**.

The U-Boot execution is stopped.

- i. Type **dow** -**data directory/zImage 0x8000** to download the Linux Kernel image (zImage) at location 0x8000.
- j. Type **dow -data directory/ramdisk8M.image.gz 0x800000** to download the Linux root file system image at location 0x800000.
- k. Type **dow -data directory/devicetree.dtb 0x1000000** to download the Linux device tree at location 0x1000000.
- I. Type **con** to start executing U-Boot.
- 11. At the command prompt of the serial terminal, type **go 0x8000**.

The Linux OS boots. After booting completes, the Zynq> prompt appears on the serial terminal.

- 12. At the Zynq> prompt, do the following:
 - a. Set the IP address of the board by typing the following command at the Zyng> prompt: ifconfig eth0 10.10.70.120 netmask 255.255.255.0

This command sets the board IP address to 10.10.70.120.

b. Check the connection with the board by typing ping 10.10.70.120. The following ping response displays in a continuous loop:
64 bytes from 10.10.70.120: seq=2 ttl=64 time=0.074 ms

This response means that the connection between the Windows host machine and the target board is established.

c. Press **Ctrl+C** to stop displaying the ping response.

Linux booting completes on the target board and the connection between the host machine and the target board is done. The next Test Drive describes using SDK to debug the Linux application.

5.2.4 Take a Test Drive! Debugging the Linux Application Using SDK Remote Debugging

In this section, you will create an SDK default Linux hello world application and practice the steps for debugging the Linux application from the Windows host machine.

- 1. Set up your Windows machine as host by doing the following:
 - a. Select Start > All Programs > Accessories.
 - b. Right-click the **Command Prompt** and select **Run as administrator**. The DOS shell opens.
 - c. Set the IP address of your Windows machine by typing the following in the DOS shell:

netsh interface ip set address name="Local Area Connection" static 10.10.70.101 255.255.255.0 192.168.0.1 1

- 2. In SDK, select File > New > Xilinx C Project.
- 3. The New Project wizard opens. Click the **Linux** option in the Target Software.
- 4. Select **Linux Hello World** in the Template list and keep the remaining default options. The processor is ps7_cortexa9_0.

The Location of your project, hardware platform used, and processor are visible in this dialog box.

5. Click **Finish** to generate the application.

The Hello world application compiles and the .elf file generates.

6. Right-click linux_hello_world_0 and select **Debug as > Debug Configurations**.

The Debug Configuration wizard opens.

- 7. In the Debug Configuration wizard, right-click **Remote ARM Linux Application** and click **New**.
- 8. In the Connection drop-down list, click New.

The New Connection wizard opens.

- 9. Click the SSH Only tab and click Next.
- 10. In the Host Name tab, type the target board IP.

Note: Use a target IP that is similar to **10.10.70.120**, which you already populated in 5.2.3 Take a Test Drive! Linux Booting Using JTAG Mode, step 12a.

- 11. Set the connection name and description in the respective tabs.
- 12. Click **Finish** to create the connection.

- 14. Do the following:
 - a. Expand the root directory. It opens the Enter Password wizard.
 - b. Provide the user ID and Password (root/root); select the Save ID and Save Password options.
 - c. Click OK.

The window displays the root directory contents, because you previously established the connection between the Windows host machine and the target board.

- d. Right-click on the "/" in the path name and create a new directory; name it Apps.
- e. In the Apps directory, create a new file titled linux_hello_world_0.elf.
- f. Provide an application absolute path, such as /Apps/linux_hello_world_0.elf.
- 15. Click Apply.
- 16. Click Debug.

The Debug Perspective opens.

17. Follow the debugging procedure outlined in Take a Test Drive! Debugging with Software Using SDK, page 32.

Note: The Linux application output displays in the SDK console, not the Terminal application you have open for running Linux.

- 18. After you finish debugging the Linux application, close SDK.
- 19. Revert back to the Windows machine IP by doing the following:
 - a. In Windows, select **Start > All Programs > Accessories**. Right-click the Command Prompt and select **Run as administrator**.

The DOS shell opens.

b. In the DOS shell, type: netsh interface ip set address "Local Area Connection" dhcp.

XILINX

5.2.5 Take a Test Drive! Booting Linux from QSPI Flash

This Test Drive covers the following steps:

- 1. Create the First Stage Boot Loader Executable File
- 2. Make a Linux Bootable Image for QSPI Flash
- 3. Program QSPI Flash With the Boot Image Using JTAG and U-Boot Command
- 4. Booting Linux from QSPI Flash

Create the First Stage Boot Loader Executable File

Note: You can skip this step by using the <code>zynq_fsbl_0.elf</code> provided in the downloaded precompiled images.

1. In SDK, select File > New > Xilinx C Project.

The New Project wizard opens.

- 2. Select **Zynq FSBL** in the Template list and keep the remaining default options. The Location of your project, the hardware platform used, and the processor are visible in this window. The processor is ps7_cortexa9_0.
- 3. Click **Finish** to generate the FSBL.

The Zynq FSBL compiles and .elf file is generated.

Make a Linux Bootable Image for QSPI Flash

1. In SDK, select Xilinx Tools > Create Boot Image.

The Create Zynq Boot Image wizard opens.

2. Provide the zynq_fsbl_0.elf path in the FSBL ELF tab.

Note: You can find zynq_fsbl_0.elf in <project dir>/project_1.sdk/SDK/SDK_Export/zynq_fsbl_0/Debug.

Alternately, you can use zynq_fsbl_0.elf from the file you downloaded in 5.1 Requirements.

3. Add the U-Boot image.

!

4. Add the Linux Kernel image, such as zImage.bin, and provide the offset **0x100000**.

IMPORTANT: There is a Known Issue with the Bootgen command: it does not accept a file without a file extension. To work around this issue, change the *zImage* downloaded file to *zImage.bin*.

5. Add the device tree image (devicetree.dtb) and provide offset - **0x600000**.

6. Add the root file system image (ramdisk8M.image.gz) and provide offset **0x800000**.

The provided offsets are predefined in the U-Boot. U-Boot expects those addresses when booting from QSPI flash. If you want to change the offset, you must modify and rebuild the U-Boot.

7. Provide the output folder name in the **Output Folder** tab.

f file	Create a new bif file				
BL elf	C:\Xilinx\filesystem\Release\zynq_fsbl_0.e	lf			Browse
t of partitio	ons in the boot image.				3051
ile		Offset	Alignment	Allocation	Add
::\Xilinx\file	system\Release\zynq_fsbl_0.elf				
:\Xilinx\file	system\Release\u-boot.elf				Remove
::\Xilinx\file	system\Release\zImage.bin	0x100000			Up
:\Xilinx\file	system\Release\devicetree.dtb	0x600000			-
:\Xilinx\file	system\Release\ramdisk8M.image.gz	0x800000			Down
				- 19 <u>-</u>	
itput folder	C:\CTT\Zynq\				Browse

Figure 5-3: Creating a Zynq Boot Image

8. Click Create Image.

The Create Zynq Boot Image window creates following files in the specified output folder:

- bootimage.bif
- u-boot.bin
- u-boot.mcs

Program QSPI Flash With the Boot Image Using JTAG and U-Boot Command

You can program QSPI Flash with the boot image using JTAG and the U-Boot command.

- 1. Power on the ZC702 Board.
- 2. If a serial terminal is not open, connect the serial terminal with the baud rate set to 115200.
- 3. Select Xilinx Tools > XMD Console to open the XMD tool.
- 4. From the XMD prompt, do the following:
 - a. Type **connect arm hw** to connect with the PS section CPU.
 - b. type source <Project Dir>/project_1/project_1.sdk/SDK_Export/ system_hw_platform/ps7_init.tcl and then type ps7_init to initialize the PS section.
 - c. Type **dow directory/u-boot.elf** to download the Linux U-Boot to the QSPI Flash.
 - d. Type **dow -data qspi_boot.bin 0x08000000** to download the Linux bootable image to the target memory at location 0x08000000.

Note: You just downloaded the binary executable to DDR memory. You can download the binary executable to any address in DDR memory, but do not change the U-Boot executable, which is loaded at 0x04000000. You run this file after loading the <code>qspi_boot.bin</code> data file.

e. Type **con** to start execution of U-Boot.

On the serial terminal, the autoboot countdown message appears:

Hit any key to stop autoboot: 3

5. Press Enter.

Automatic booting from U-Boot stops and the U-Boot command prompt appears on the serial terminal.

- 6. Do the following steps to program U-Boot with the bootable image:
 - a. At the prompt, type **sf probe 0 0 0** to select the QSPI Flash.
 - b. Type **sf erase 0 0x01000000** to erase the Flash data.

This command completely erases 16 MB of on-board QSPI Flash memory.

c. Type **sf write 0x08000000 0 0xFFFFFF** to write the boot image on the QSPI Flash.

Note that you already copied the bootable image at DDR location 0x08000000. This command copied the data, of the size equivalent to the bootable image size, from DDR to QSPI location 0x0.

For this example, because you have 16 MB of Flash memory, you copied 16 MB of data. You can change the argument to adjust the bootable image size.

7. Power off the board.

XILINX.

Booting Linux from QSPI Flash

1. After you program the QSPI Flash, set the Jumper settings on your board as shown in Figure 5-4. You'll need to set the following Jumpers: J20, J21, J22, J25, J26, J27, and J28.




Figure 5-4: Jumper Settings for Booting Linux from QSPI Flash

- 2. Connect the Serial terminal with a 115200 baud rate setting.
- 3. Switch on the board power.

A Linux booting message appears on the serial terminal. After booting finishes, the Zynq> prompt appears.

4. Set the Board IP address and check the connectivity as discussed in Take a Test Drive! Linux Booting Using JTAG Mode, page 40.

For Linux Application creation and debugging, refer to Take a Test Drive! Debugging the Linux Application Using SDK Remote Debugging, page 43.

5.2.6 Take a Test Drive! Booting Linux From the SD Card

1. Change the settings for Jumpers J20, J21, J22, J25, J26, J27, and J28 as shown in Figure 5-5.




Figure 5-5: Jumper Settings for Booting Linux from SD Card

- 2. Make the board settings as described in Take a Test Drive! Linux Booting Using JTAG Mode, page 40.
- 3. Create an FSBL for your design as described in Create the First Stage Boot Loader Executable File, page 45.

Note: If you do not need to change the default FSBL image, you can use the <code>zynq_fsbl_.elf</code> file that you downloaded as part of the .zip file for this guide.

4. In SDK, select **Xilinx Tools > Create Boot Image** to open the Create Zynq Boot Image wizard.



TIP: If there is no change in the *zynq_fsbl_0.elf* and *u-boot.bin* downloaded files, you can use the downloaded BOOT.bin file as a bootable image and skip steps 5, 6, and 7.

5. Add zynq_fsbl_0.elf and u-boot.elf.

XILINX.

6. Provide the output folder path in the **Output folder** field.

asic Adv	vanced				
ffile	Create a new bif file				
SBL elf	C:\Xilinx\filesystem\Release\zynq_fsbl_	0.elf			Browse
st of partit	ions in the boot image.				2017
File		Offset	Alignment	Allocation	Add
	lesystem\Release\zynq_fsbl_0.elf lesystem\Release\u-boot.elf				Remove
					Up
					Down
utput folde	er C:\CTT\Zyng				Browse

Figure 5-6: Creating the Zynq Boot Image

- 7. Click Create Image. SDK generates the u-boot.bin file in the specified folder.
- 8. Copy u-boot.bin, zImage, devicetree.dtb and ramdisk8M.image.gz to the SD card.

IMPORTANT: Do not change the file names. U-Boot searches for the file names in the SD card while booting the system.

- 9. Turn on the power to the board and check the messages on the Serial terminal. The Zynq> prompt appears after Linux booting is complete on the target board.
- 10. Set the board IP address and check the connectivity as described in Take a Test Drive! Linux Booting Using JTAG Mode, page 40.

For Linux application creation and debugging, see Take a Test Drive! Debugging the Linux Application Using SDK Remote Debugging, page 43.



System Design Using Processing System High Performance Slave Port

In this chapter, you will instantiate AXI CDMA IP in Fabric and integrate it with the processing system high performance (HP) 64 bit slave port. In this system, AXI CDMA acts as master device to copy an array of the data from the source buffer location to the destination buffer location in DDR system memory. AXI CDMA uses processing system HP slave port to get read/write access of DDR system memory.

You will also write Standalone application software and Linux OS based application software using mmap() for the data transfer using AXI CDMA block. You will also execute both standalone and Linux based application software separately on the ZC702 board.

6.1 Integrating AXI CDMA with Zynq PS HP Slave Port

Xilinx® Zynq[™]-7000 EPP devices internally provide four high performance (HP) AXI slave interfaces. These are used to connect programmable logic (PL) bus masters with the high-bandwidth datapaths to the double data rate (DDR) and on-chip memory.

There are four high performance (HP) slave AXI interface connects programmable logic (PL) to Asynchronous FIFO Interface (AFI) blocks in the processing system (PS). The goal of the high performance AXI interface module is to enable a high throughput data path between AXI masters in programmable logic and the processing system's memory system (DDR and On-chip memory). HP slave ports are configurable to 64 bit or 32 bit interfaces. In this section, you'll create a design using AXI CDMA IP as master in fabric and integrate it with the PS HP 64 bit slave port. The block diagram for the system is as shown in Figure 6-1.




Figure 6-1: Block Diagram

This system covers the following connections:

- 1. AXI CDMA Slave Port is connected to the PS General Purpose master port 1 (M_AXI_GP1). It is used by the PS CPU to configure the AXI CDMA register set for the data transfer and also to check the status.
- 2. AXI CDMA Master Port is connected to the PS High performance Slave Port 0 (S_AXI_HP0). It is used by the AXI CDMA to reads from the DDR system memory. It acts as the source buffer location for the CDMA during data transfer.
- 3. AXI CDMA Master Port is connected to the PS High performance Slave Port 2 (S_AXI_HP2). It is used by the AXI CDMA to write the data to the DDR system memory. It acts as a destination buffer location for the CDMA during the Data transfer.
- 4. AXI CDMA interrupt is connected from fabric to the PS section interrupt controller. After Data Transfer or Error during Data transaction, the AXI CDMA interrupt gets triggered.

In this system, you will configure HP slave port 0 to access DDR memory location range from 0×20000000 to $0 \times 2FFFFFFF$. This DDR system memory location acts as the source buffer location to CDMA for reading the data.

You will also configure HP slave Port 2 to access DDR memory Location range from 0×30000000 to $0 \times 3FFFFFFFF$. This DDR system memory location acts as a destination location to CDMA for writing the data.

You will also configure AXI CDMA IP data width of the Data Transfer channel to 1024 bits with Maximum Burst length set to 256. With this setting, CDMA Maximum transfer size is set to 1024x256 bits in one transaction.

You will write the application software code for the above system. When you execute the code, it first initializes the source buffer memory with the specified data pattern and also clears the destination buffer memory by writing all zeros in it. Than it starts configuring the CDMA register for the DMA transfer. It writes the source buffer location, destination buffer location, and number of bytes to be transferred to the CDMA registers and waits for the CDMA interrupt. When the interrupt occurs, it checks the status of the DMA transfers.

If Data transfer status is successful, it compares the source buffer data with the destination buffer data and displays the comparison result on the serial terminal.

If Data transfer status is an error, it displays the error status on the serial terminal and stops execution.

6.1.1 Take a Test Drive! Integrating AXI CDMA with the PS HP Slave Port

- 1. Start with one of the following:
 - Use the system you created in Take a Test Drive! Checking the Functionality of the IPs Instantiated in the Fabric, page 23.
 - Create a new project as described in Take a Test Drive! Creating a New Embedded Project With a Zynq Processing System, page 10.
- 2. In the PlanAhead tool Sources pane, double-click system_i-system(system.xmp) to invoke XPS.
- 3. In the XPS System Assembly View, click the **Bus Interfaces** tab.
- 4. From the IP catalog, expand DMA and Timer and double-click AXI Central DMA to add it.

A message appears asking if you want to add the axi_cdma 3.03. a IP instance to your design.

5. Click Yes.

The configuration window for CDMA opens.

- 6. In CDMA Configuration window, click the User tab. Change the data width of the data transfer channel option to **1024** and maximum Burst Length to use option to **256**.
- 7. Click **OK**.

A message window opens with the message "axi_cdma IP with version number 3.03.a is instantiated with name axi_cdma_0." XPS asks you to determine to which processor to connect.

8. Select User will make necessary connections and settings.

Note: This setting requires that you manually make the AXI CDMA connection.

9. Click **OK**.

An unconnected axi_cdma_0 IP gets instantiated in the design. To cross check, click the **Bus** Interfaces tab in the XPS System Assembly View. You can find the unconnected axi_cdma_0 in the list.

10. In the IP Catalog, expand Bus and Bridge and double-click AXI Interconnect IP to add it.

A dialog box opens to verify that you want to add the axi_interconnect 1.06.a IP instance to your design.

11. Click Yes.

The configuration window for AXI interconnects opens. Type **axi_interconnect_gp1** as the component instance name.

12. Click **OK**.

XPS adds the unconnected AXI interconnect IP, axi_interconnect_gp1, to the system. To cross verify, click the **Bus Interface** tab in the XPS System Assembly view.

Note: Later in this chapter, you will connect the AXI CDMA slave port and PS GP master port 1 with this interconnect. This interface is used to configure CDMA registers set from the PS CPU.

13. Repeat the previous three steps to add one more AXI interconnect IP with the Instance name axi_interconnect_hp.

Note: Later in this chapter, you will connect the AXI CDMA Master Port and PS HP Slave port 0 and Port 2 with this Interconnect. It is used for data copying from source to destination DDR memory locations.

- 14. Click the **Zynq** tab in the XPS System Assembly View to open the Zynq Processing System block diagram.
- 15. Click the green **32b GP AXI Master Port** block to open the processing_system7_0 Configuration wizard.
- 16. In the User tab, expand **General Purpose Master AXI Interface** and select the **Enable M_AXI_GP1 Interface** option.
- 17. Click **OK** to enable the GP Master port 1 interface between the PS and fabric.
- 18. In the Zynq Processing System block diagram, click on the green **high performance AXI 32/64b Slave Ports** block to open the processing_system7_0 Configuration wizard.
- 19. In the User tab, expand High Performance Slave AXI Interface and make the following settings:
 - a. Select the **Enable S_AXI_HPO interface** check box to enable HP Slave port 0 interface between PS section and fabric.
 - b. Change the HPO base address to 0x20000000 and HPO High Address to 0x2FFFFFFF.

This sets the HP Slave Port 0 to access DDR system memory from location 0×20000000 to $0 \times 2FFFFFFF$. It acts as the source buffer location from which the CDMA reads data.

- c. Select the **Enable S_AXI_HP2 interface** check box to enable HP Slave port 2 interface between PS section and fabric.
- d. Change the HP2 base address to 0x3000000 and HP2 High Address to 0x3FFFFFFF,

This sets the HP Slave Port 2 to access DDR system memory from location 0x30000000 to 0x3FFFFFFFF. It acts as the destination location to which the CDMA writes data.

🗞 XPS Core Config - pro	cessing_system7_0 - processing_sy	tem7_v4_00_a		x
Component Instance Name	processing_system7_0			
				1
		User Interconnect Settings for BUSIF		HDL 🏂 🥥
	M_AXI_GP0_ARESETN	(+ General Purpose Slave AXI Interfaces		
	M_AXI_GP1_ARESETN	High Performance Slave AXI Interfaces		
	S_AXI_HP0_ARESETN			
	FOLK_OLK3	Enable S_AXI_HP0 interface		
	Falk_alk2			
	Fak_aki	Enable HP0 access for HIGHOCM address range		
	FOLK_OLKO			
	FOLK_RESET3_N	HP0 Base Address	0x2000000	
	FOLK_RESET2_N			
FOLK_OLKTRIG3_N	FOLK_RESET1_N	HP0 High Address	0x2FFFFFFF	
FOLK_CLKTRIG2_N FOLK_CLKTRIG1_N				
FCLK_CLKTRIG0_N		C_S_AXI_HP0_DATA_WIDTH		64 💌
IRQ_F2P	IRQ_P2F_USB0 +	Fully Class Distance		_
Core0_nFIQ	IRQ_P2F_ENET0	Enable S_AXI_HP1 interface		
Core0_nIRQ	IRQ_P2F_ENET_WAKE0	Enable HP1 access for HIGHOCM address range		┏ ║
Core1_nFIQ	IRQ_P2F_SDIO0			-
Core1_nIRQ +	IRQ_P2F_I2C0 [●] IRQ_P2F_CAND [●]	HP1 Base Address		Αυτο 🐚
+ S_AXI_HP2	IRQ_P2F_UART1			
5_mas_mrs	M_AXI_GP0 +	HP1 High Address		AUTO
	M_AXI_GP1 ±			
	GPIO_0	C_S_AXI_HP1_DATA_WIDTH		64 💌
	MEMORY_0	Enable S_AXI_HP2 interface		v
	PS_REQUIRED_EXTERNAL_IO S_AXI_HP0_FIFO_CTRL			
	S_AXI_HP2_FIF0_CTRL	Enable HP2 access for HIGHOCM address range		
	πc_0±			
	USBIND_0	HP2 Base Address	0x30000000	
	WDT_0			
		HP2 High Address	0x3FFFFFFF	
<u>.</u>	F			
Show All Ports		C_S_AXI_HP2_DATA_WIDTH		64 🔽 🚽
			OK Can	cel Help

Figure 6-2: XPS Core Config Window Settings

Note: By default, the HP slave port is configured to 64 bit interface.

- e. Click OK.
- 20. Click the **Bus Interfaces** tab and make the following connections:
 - a. Under processing_system7_0, click M_AXI_GP1 and select No Connection in the Bus Name column. Using the drop-down list that appears, connect M_AXI_GP1 to axi_interconnect_gp1.
 - b. Collapse processing_system7_0.
 - c. Under axi_cdma_0, click **S_AXI_LITE**, and in the Bus Name column, click **No Connection** to open the Connection dialog box.
 - d. In the Select AXI Interconnect list, click axi_interconnect_gp1.

Notice that processing_system7_0.M_AXI_GP1 appears in the Select Master(s) list. Click the processing_system7_0.M_AXI_GP1 check box to select it.




Figure 6-3: AXI Connection Dialog Box

e. Click OK.

XPS connects the axi_cdma_0 Slave port interface with the processing_system7_0 GP master Port 1 interface via axi_interconnect_gp1.

- f. Select M_AXI in axi_cdma_0 and in the Bus Name column, and select No Connection. Using the drop-down list that appears, connect M_AXI to axi_interconnect_hp.
- g. Expand processing_system7_0 and select **S_AXI_HPO**. In the Bus Name column, click **No Connection** to open the Connection dialog box.
- h. In the Select AXI Interconnect list, click axi_interconnect_hp.

Notice that axi_cdma_0.M_AXI appears in the Select Master(s) list. Click the axi_cdma_0.M_AXI check box to select it.

i. Click OK.

XPS connects axi_cdma_0 Master port to processing_system7_0 HP Slave Port 0 via axi_interconnect_hp.

j. Repeat the previous 3 steps to connect axi_cdma_0 master port with processing_system7_0 HP slave port 2 via axi_interconnect_hp.

Name	IP Version	Bus Name	
axi_interconnect_1	1.06.a		
axi_interconnect_gp1	1.06.a		
- axi_interconnect_hp	1.06.a		
processing_system7_0	4.00.a		
-M_AXI_GP0		axi_interconnect_1	
M_AXI_GP1		axi_interconnect_gp1	
S_AXI_HP0		axi_interconnect_hp:axi_cdma_0.M_AXI	
S_AXI_HP2		axi_interconnect_hp:axi_cdma_0.M_AXI	
🖻 - axi_cdma_0	3.03.a		
S_AXI_LITE		axi_interconnect_gp1:processing_system7_0.M_AXI_GP1	
M_AXI		axi_interconnect_hp	
axi_gpio_0	1.01.b		
• axi_timer_0	1.03.a		
+ chipscope_axi_monitor_0	3.03.a		
chipscope_icon_0	1.06.a		

Figure 6-4: **Ports Tab**


21. Click the Ports tab, which lists the IPs and their ports. Expand axi_interconnect_gp1, axi_interconnect_hp, and axi_cdma_0.

22. Review the following IP connections. If any of these aren't already connected, connect them now. *Table 6-1:* **IP Connections**

IP	Port	Connection
axi_interconnect_gp1	INTERCONNECT_ACLK	processing_system7_0 : FCLK_CLK0
	INTERCONNECT_ARESETN	processing_system7_0::FCLK_RESET0_N
axi_interconnect_hp	INTERCONNECT_ACLK	processing_system7_0 : FCLK_CLK0
	INTERCONNECT_ARESETN	processing_system7_0::FCLK_RESET0_N
axi_cdma_0	(BUS_IF) S_AXI_LITE::s_axi_lite_aclk	processing_system7_0 : FCLK_CLK0
	(BUS_IF) M_AXI:: m_axi_aclk	processing_system7_0 : FCLK_CLK0

Your Ports tab should be similar to Figure 6-5.

Name	Connected Port	Direction Range	Clas
External Ports			
axi_interconnect_1			
- axi_interconnect_gp1			
- INTERCONNECT_ACLK	processing_system7_0::FCLK_CLK0	/1	CLK
INTERCONNECT ARESETN	processing system7 0::FCLK RESET0 N	I	RST
- axi interconnect hp			
INTERCONNECT_ACLK	processing_system7_0::FCLK_CLK0	/1	CLK
INTERCONNECT_ARESETN	processing_system7_0::FCLK_RESET0_N	/ I	RST
processing_system7_0			
🖹 axi cdma 0			
cdma_introut	processing_system7_0::IRQ_F2P	/ 0	INTE
E (BUS_IF) S_AXI_LITE	Connected to BUS axi_interconnect_gp1	-	
s_axi_lite_adk	processing_system7_0::FCLK_CLK0	/1	CLK
E (BUS_IF) M_AXI	Connected to BUS axi_interconnect_hp	-	
m_axi_adk	processing_system7_0::FCLK_CLK0	/1	CLK
t- axi_gpio_0			
axi_timer_0			
+ chipscope_axi_monitor_0			
+ chipscope_icon_0			



23. Collapse all IPs and expand processing_system7_0. If the following port connection is not made, do it now. It should look like Figure 6-6.

Table 6-2: Processing_system7_0 Port Connections

IP	Port	Connection
Processing_system7_0	(BUS_IF) M_AXI_GP1:: M_AXI_GP1_ACLK	processing_system7_0 : FCLK_CLK0
	(BUS_IF) S_AXI_HP0:: S_AXI_HP0_ACLK	processing_system7_0 :: FCLK_CLK0
	(BUS_IF) S_AXI_HP2:: S_AXI_HP2_ACLK	processing_system7_0 :: FCLK_CLK0

ne	Connected Port		Direction	Range	Class	Frequency(Hz)	Reset Polarity	Sensitiv
processing_system7_0					_			
M AXI GPO ARESETN		1	0		RST			
M_AXI_GP1_ARESETN		1	0		RST			
- S AXI HPO ARESETN		1	0		RST			
- S AXI HP2 ARESETN		1	0		RST			
- FCLK CLK3		1	õ		CLK			
- FCLK_CLK2		1	0		CLK			
FOLK CLK1		1	õ		CLK			
FOLL_CENT	processing susteen7 OurD4 AVI CR01uM AVI CR0 ACIK	4	0		CLA			
	processing_system7_0::[M_AXI_GP0]::M_AXI_GP0_ACLK processing_system7_0::[M_AXI_GP1]::M_AXI_GP1_ACLK processing_system7_0::[S_AXI_HP0]::S_AXI_HP0_ACLK processing_system7_0::[S_AXI_HP2]::S_AXI_HP2_ACLK axi_gpio_0::[S_AXI_SXI_HAXI_HP2_ACLK	1						
- FOLK_CLKO	axi_interconnect_1::[5_AXI_CTRL]::INTERCONNECT_ACLK axi_timer_0::[5_AXI]::5_AXI_ACLK chipscope_axi_monitor_0::[MON_AXI]::MON_AXI_ACLK axi_cdma_0::[5_AXI_LITE]::s_axi_lite_adk axi_interconnect_po1::[5_AXI_CTRL]::INTERCONNECT_ACLK axi_interconnect_po1:[5_AXI_CTRL]::INTERCONNECT_ACLK		0		CLK			
- FCLK_CLKTRIG3_N		1	T					
FCLK_CLKTRIG2_N		1	Ť					
- FCLK CLKTRIG1 N		- 2	Ť					
- FCLK CLKTRIGO N		1	-					
- FCLK RESET3 N		1	0		RST			
- FCLK RESET2 N			0		RST			
- FCLK RESET1 N			0		RST			
- FOLK_KESET 1_N	THE INTERCONDUCT ADDRESS	4	0		K21			
-FCLK_RESETO_N	axi_interconnect_1::INTERCONNECT_ARESETN axi_interconnect_gp1::INTERCONNECT_ARESETN axi_interconnect_hp::INTERCONNECT_ARESETN	4	0		RST			
IRO F2P	L to H: axi timer 0 Interrupt		I		INTER			EDGE
- Core0_nFIQ			I		INTER.			EDGE
- Core0_nIRQ			Ť		INTER			EDGE
- Core 1 nFIQ			Î		INTER			EDGE
- Core1 nIRQ			i		INTER.			EDGE
- IRQ P2F QSPI		1			INTER			EDGE
- IRQ P2F GPIO		1			INTER			EDGE
		4	0		INTER			EDGE
- IRQ_P2F_USB0		1	0		INTER			EDGE
- IRQ_P2F_ENET0		4	0		INTER.			
- IRQ_P2F_ENET_WAKE0		1	0					EDGE
- IRQ_P2F_SDIO0		1	0		INTER.			EDGE
- IRQ_P2F_I2C0		7	0		INTER			EDGE,
IRQ_P2F_CAN0		1	0		INTER			EDGE
-IRQ_P2F_UART1		7	0		INTER	*		EDGE.
(BUS_IF) M_AXI_GP0	Connected to BUS axi_interconnect_1	-						
E (BUS IF) M AXI GP1	Connected to BUS axi_interconnect_on1	-				-		
M_AXI_GP1_ACLK	processing_system7_0::FCLK_CLK0	7	I		CLK			
(BUS_IF) S_AXI_HP0	Connected to BUS axi_interconnect_hp	7						
S_AXI_HP0_ACLK	processing_system7_0::FCLK_CLK0	/	I		CLK			
E- (BUS_IF) S_AXI_HP2	Connected to BUS axi_interconnect_hp	7						
- S AXI HP2 ACLK	processing system7 0::FCLK CLK0	7	I		CLK			
	Connected to External Ports	*						
(IO IF) MEMORY 0	Connected to External Ports	-						

Figure 6-6: Processing_system7_0 Connections

- 24. Connect the CDMA interrupt on the fabric side to the PS side interrupt controller by doing the following:
 - a. In the Connected Port column of Processing_System7_0, click L to H: No Connection.

Note: If you are modifying the system you created in chapter 3, select **L to H : axi_timer_0_interrupt** in the Connected Port tab.

The Interrupt Connection dialog box opens.

- b. In the Unconnected Interrupts list, select **axi_cdma_0** and click the right arrow button to move it to the Connected Interrupts list.
- c. Click OK.

XPS connects the CDMA interrupt on the Fabric side to the PS section interrupt controller.

25. Click the **Addresses** tab and click the **Generate Addresses** button is to generate addresses for unmapped devices.

Notice that axi_cdma_0 is assigned an address range inside the processing_system7_0 address range.

26. In the address map for processing_system7_0, change the axi_cdma_0 base address to 0x80200000 and High address to 0x8020FFFF.

This ensures that the address range for axi_cdma_0 is fixed at 0x80200000 to 0x8020FFFF, which is within the processing_system7_0 address space.

- 27. Run Design Rule Check. Ensure there are no errors in the console.
- 28. Close XPS. The PlanAhead[™] design tool window becomes active again.
- 29. In Design Sources, click on your embedded source and then right-click it and select **Create Top HDL.** The PlanAhead tool generates the system_stub.v file.
- 30. Save all modified files.
- 31. In the Program and Debug list in the Flow Navigator, click **Generate Bitstream**. Ignore any warnings that PlanAhead generates.
- 32. After the Bitstream generation completes, export the hardware and Launch SDK as described in Chapter 2. For this design, since there is a bitstream generated for the PL Fabric, this will also be exported to SDK.

6.2 Standalone Application Software for the Design

The CDMA-based system that you designed in this chapter requires application software to execute on the board. This section describes the details about the CDMA based Standalone application software.

The main() function in the application software is the entry point for the execution. It initializes the source memory buffer with the specified test pattern and clears the destination memory buffer by writing all zeroes.

The application software then configures the CDMA registers sets by providing information such as source buffer and destination buffer starting locations. To initiate DMA transfer, it writes the number of bytes to be transferred in the CDMA register and waits for the CDMA interrupt to happen. After the interrupt, it checks the status of the DMA transfer and compares the source buffer with the destination buffer. Finally, it prints the comparison result in the serial terminal and stops running.

6.2.1 Application Software Flow

The application software does the following:

1. Initializes the source buffer with the specified test pattern. The source buffer location ranges from 0×20000000 to $0 \times 2FFFFFFF$.

Clears the destination buffer by writing all zeros. The destination buffer location ranges from 0x30000000 to 0x3FFFFFFFF.

- 2. Initializes AXI CDMA IP and do the following:
 - a. Associates a CDMA callback function with AXI CDMA ISR and Enable the Interrupt.

This Callback function executes during the CDMA interrupt. It sets the interrupt Done and/or Error flags depending on the DMA transfer status.

Application software waits for the Callback function to populate these flags and executes the software according to the status flag.

b. Configures the CDMA in Simple mode.

- c. Checks the Status register of the CDMA IP to verify the CDMA idle status.
- d. Sets the source buffer starting location, 0x20000000, to the CDMA register.
- e. Sets the destination buffer starting location, 0x3000000, to the CDMA register.
- f. Sets the number of bytes to transfer to the CDMA register. The application software starts the DMA transfer.
- 3. After the CDMA interrupt is triggered, checks the DMA transfer status.

If the transfer status is successful, the application software compares the source buffer location with the destination buffer location and display the comparison result on the serial terminal, then exits from the execution.

If the transfer status displays an error, the software prints the error status in the serial terminal and stops running.

6.2.2 Take a Test Drive! Running the Standalone CDMA Application Using SDK

- 1. In SDK, select File > New > Xilinx C Project.
- 2. Select **Empty Application** in the template list.
- 3. In the **Project Name** field, type **cdma_app** and keep the remaining default options.

The location of your project, hardware platform used, and processor are visible in this window. For now, the processor is ps7_cortexa9_0.

- 4. Click **Next** to open the next page, on which you create the BSP for your project.
- 5. Type cdma_app_bsp in the **Project Name** field.
- 6. Click Finish to generate the BSP.
- 7. In the Project Explorer tab, expand the cdma_app project, right-click the src directory, and select **Import** to open the Import dialog box.
- 8. Expand General in the Import dialog box and select File System.
- 9. Click Next.
- 10. Add the cdma_app.c file and click **Finish**.

SDK automatically builds the application and displays the status in the console window.

Note: The Application software file name for the system is cdma_app.c. It is available in ug873_design_files.zip, which accompanies this guide. A link to this ZIP file is located in Appendix A, Additional Resources.

- 11. Open the serial communication utility with baud rate set to 115200.
- 12. Make sure that the hardware board is set up and turned on.

Note: Refer to section 2.1.3 Take a Test Drive! Running the "Hello World" Application for information about setting up the board.

13. In SDK, select **Xilinx Tools > Program FPGA** to open the Program FPGA dialog box. The dialog box shows the bitstream path.

- 14. Click **Program** to download the bitstream and program the PL Fabric.
- 15. Run the project similar to the steps in 2.1.3 Take a Test Drive! Running the "Hello World" Application.
- 16. Check the Status of the CDMA transfer in the Serial terminal. If the transfer is successful, the message "DMA Transfer is Successful" displays. Otherwise, the serial terminal displays an error message.

6.3 Linux OS based Application Software for the CDMA system

In this section, you will create a Linux-based application software for CDMA using the mmap() system call provided by Linux and run it on the hardware to check the functionality of the CDMA IP.

The mmap() system call is used to map specified kernel memory area to the User layer, so that you can read or write on it depending on the attribute provided during the memory mapping. Detail about mmap() system call is beyond the scope of this guide.

CAUTION! Use of the mmap() call is not the recommended way to write a Linux application. It might crash the kernel if it accesses, by mistake, some restricted area or shared resources of the Kernel.

The main() function in the application software is the entry point for the execution. It initializes the source array with the specified test pattern and clears the destination array. Then it copies the source array contents to the DDR memory starting at location 0x20000000 and makes the DMA register setting to initiate DMA transfer to the destination. After the DMA transfer, the application reads the status of the transfer and displays the result on the serial terminal.

6.3.1 Application Software Steps

Application Software comprises the following steps:

1. Initialize the whole source array, which is in the User layer with value 0xA5A5A5A5.

Clear the whole destination buffer, which is in the User layer, by writing all zeros.

2. Map the kernel memory location starting from 0x20000000 to the User layer with writing permission using mmap() system calls.

By doing so, you can write to the specified kernel memory.

- 3. Copy the source array contents to the mapped kernel memory.
- 4. Un-map the kernel memory from the User layer.

- 5. Map the AXI CDMA register memory location to the User layer with reading and writing permission using the mmap() system call. Make the following CDMA register settings from the User layer:
 - a. Reset DMA to stop any pervious communication.
 - b. Enable interrupt to get the status of the DMA transfer.
 - c. Set the CDMA in simple mode.
 - d. Verify that the CDMA is idle.
 - e. Set the source buffer starting location, 0x2000000, to the CDMA register.
 - f. Set the destination buffer starting location, 0x3000000, to the CDMA register.
 - g. Set the number of bytes to be transferred in the CDMA register. Writing to this register starts the DMA transfer.
- 6. Continuously read the DMA transfer status until the transfer finishes.
- 7. After CDMA transfer finishes, un-map the CDMA register memory for editing from the User layer using the mumap() system call.
- 8. Map the kernel memory location starting from 0x3000000 to the User layer with reading and writing attributes.
- 9. Copy the kernel memory contents starting from 0x30000000 to the User layer destination array.
- 10. Un-map the kernel memory from the User layer.
- 11. Compare the source array with the destination array.
- 12. Display the comparison result in the serial terminal. If the comparison is successful, the message "DATA Transfer is Successful" displays. Otherwise, the serial terminal displays an error message.

6.4 Take a Test Drive! Running Linux CDMA Application using SDK

Running a Linux OS based application comprises the following steps:

- 1. Booting Linux on the Target Board
- 2. Building an Application and Running it on the Target Board Using SDK

6.4.1 Booting Linux on the Target Board

Boot Linux on the Zynq ZC702 target board, as described in Chapter 5, Linux Booting and Application Debugging Using SDK.

After booting completes, the zynq> prompt displays on the serial terminal. Set the IP address of the board as mentioned in step 12 of 5.2.3 Take a Test Drive! Linux Booting Using JTAG Mode.

6.4.2 Building an Application and Running it on the Target Board Using SDK

- 1. Set up your Windows machine as host, as described in step 1 of 5.2.4 Take a Test Drive! Debugging the Linux Application Using SDK Remote Debugging.
- 2. In SDK, select File > New > Xilinx C Project.
- 3. The New Project wizard opens. Click the **Linux** option in the target software list.
- 4. Select Linux Empty Application in the Template list.
- 5. Type **linux_cdma_app** as the Project name and keep the remaining default options. The processor is ps7_cortexa9_0.

The location of your project, hardware platform used, and processor are visible in this dialog box.

- 6. Click **Finish** to generate the application.
- 7. In the Project Explorer tab, expand linux_cdma_app project, right-click the src directory, and select **Import** to open the Import dialog box.
- 8. Expand General in the Import dialog box and select File System.
- 9. Click Next.
- 10. Add the linux_cdma_app.c file and click **Finish**.

SDK automatically builds the application and generates the linux_cdma_app.elf file. Check the console window for the status.

Note: The Application software file name for the system is linux_cdma_app.c. This file is available in ug873_design_files.zip file, which accompanies this guide. A link to this ZIP file is located in Appendix A, Additional Resources.

- 11. Right-click linux_cdma_app and select **Run As > Run Configurations** to open the Debug Configuration wizard.
- 12. In the Run Configuration wizard, right-click Remote ARM Linux Application and click New.
- 13. In the **Connection** drop-down list, click **New** to open the New Connection wizard.
- 14. Click the **SSH Only** tab and click **Next**.
- 15. In the Host Name tab, type the target board IP.

Note: Use the target IP that you populated in step 12a of 5.2.3 Take a Test Drive! Linux Booting Using JTAG Mode.

- 16. Set the connection name and description in the respective tabs.
- 17. Click Finish to create the connection.
- 19. Do the Following:
 - a. Expand the root directory. The Enter Password wizard opens.
 - b. Provide the User ID and Password (**root/root**); select the **Save ID** and **Save Password** options.

c. Click **OK**.

The window displays the root directory contents, because you already established the connection between the Windows host machine and the target board.

- d. Right-click on the "/" in the path name and create a new directory; name it Apps.
- e. Provide an application absolute path, such as /Apps/linux_cdma_app.elf.
- 20. Click Apply.
- 21. Click **Run** to begin execution of the application.
- 22. Check the status of the CDMA transfer on the Serial terminal. If the transfer is successful, the message "DMA Transfer is Successful" displays. Otherwise, the serial terminal displays an error message.
- 23. After you finish debugging the Linux application, close SDK.
- 24. Revert back to the Windows machine by referring to step 19 of 5.2.4 Take a Test Drive! Debugging the Linux Application Using SDK Remote Debugging.



Chapter 7

Software Profiling using SDK

In this chapter, you will enable profiling features for the Standalone BSP and the Application related to AXI CDMA, which you created in Chapter 6.

7.1 Profiling an Application using SDK

Profiling is a method by which the software execution time of each routine is determined. You can use this information to determine critical pieces of code and optimal code placement in a design. Routines that are frequently called are best suited for placement in fast memories, such as cache memory. You can also use profiling information to determine whether a piece of code can be placed in hardware, thereby improving overall performance.

7.1.1 Take a Test Drive! Application Software Profiling using SDK

- 1. Launch Xilinx® SDK and open the same workspace you used in Chapter 2 and Chapter 3.
- 2. If the serial terminal is not open, connect the serial communication utility with the baud rate set to 115200.
- 3. In SDK, select File > New > Xilinx C Project.
- 4. Select **Empty Application** in the template list. Type **cdma_app_profile** in the Project Name field and keep the remaining default options. The location of your project, hardware platform used, and processor are visible in this window. The processor used is ps7_cortexa9_0.
- 5. Click Next.
- 6. On the next page, type **cdma_app_profile_bsp** in the Project Name field and click **Finish** to generate the BSP for the cdma_app application.
- 7. In the Project Explorer tab, expand cdma_app project, right-click the src directory, and select **Import** to open the Import dialog box.
- 8. Expand General in the Import dialog box and select File System.
- 9. Click Next.
- 10. Add cdma_app.c file and click **Finish**.

SDK automatically builds the application and displays the status in the console window.

Note: The Application software file name for the system is cdma_app.c. This file is available in the ug873_design_files.zip file, which accompanies this guide. A link to this ZIP file is located in Appendix A, Additional Resources.

XILINX.

- 11. In the Project Explorer tab, right-click cdma_app_profile_bsp and select **Board Support Package Settings** top open the Board Support Package Settings dialog box.
- 12. In the Board Support Package Settings dialog box, select **standalone** in the left navigation pane. Select the **enable_sw_intrusive_profiling** option in the list and set its value to **true**.

	ge Settings ur Board Support Package.			
Overview	Configuration for OS: standalone			
- drivers	Name	Value	Default	Type
cpu_cortexa9	stdin	ps7_uart_1	none	peripheral
	stdout	ps7_uart_1	none	peripheral
	 enable_sw_intrusive_profiling 	true	false	boolean
	microblaze_exceptions	false	false	boolean
	•			

Figure 7-1: BSP Settings standalone Configuration

This enables software intrusive profiling. It is considered intrusive because extra code is added to your code to make it work.

13. In the left navigation pane of the Board Support Package Settings dialog box, under **drivers**, select **cpu_cortexa9**. In the extra_compiler_flags setting, type the value **-pg** as shown below.

Overview	our Board Support Package.			
standalone drivers	Configuration for driver: cpu_cort	Value	Default	Type
- cpu_cortexa9	compiler	arm-xilinx-eabi-gcc	arm-xilinx-eabi-gcc	string
	archiver	arm-xilinx-eabi-ar	arm-xilinx-eabi-ar	string
	compiler_flags	-02 -c	-02 -c	string
	extra_compiler_flags	-pg	-g	string
	4			

Figure 7-2: BSP Settings cup_cortexa9 Settings

14. Click **OK**.

SDK starts building BSP again with the new profiling options.

- 15. In the Project Explorer tab, right-click **cdma_app_profile** and select the **C/C++ Build** setting to open the Properties dialog box.
- 16. In the Properties dialog box, click the **Tool Settings** tab. Expand **ARM gcc compiler**, select **Profiling**, and select the **Enable Profiling (-pg)** option.
- 17. Select **Optimization** in the properties list and set the optimization level to **None (-O0)**.
- 18. Select **Debugging** in the properties list and set the debug level to **Default (-g)**.
- 19. Click **OK**.

SDK rebuilds the application again and generates the cdma_app_profile.elf file. Check the console window for the status.

7.1.2 Take a Test Drive! Running the Application with the Profiling Option

- 1. Make sure that the hardware board is set up and turned on, as described in 2.1.3 Take a Test Drive! Running the "Hello World" Application.
- 2. In SDK, select **Xilinx Tools > Program FPGA** to open the Program FPGA dialog box, which shows the bitstream path.
- 3. Click **Program** to download the bitstream and program the PL Fabric.
- 4. In the Project Explorer tab, right-click the **cdma_app_profile** project and select **Run As > Run Configurations** to open the Run Configuration dialog box.
- 5. In the Run Configuration dialog box, double-click **Xilinx C/C++ ELF** to create a new configuration.
- 6. Select the **Profile Options** tab and set the following parameters, as shown in Figure 7-3, page 68:
 - a. Click to select the Enable Profiling check box.
 - b. Set the Sampling Frequency (Hz) to **10000**.

The sampling frequency is the interrupt interval that the profiling routine uses to periodically check which function is currently being executed. The routine performs the sampling by examining the program counter at each interrupt.

c. Set the Histogram Bin Size (Words) to 4.

The histogram bin size is the resolution for examining the program counter location used to determine the function that is currently being executed.

d. Set the scratch memory address to **0x00300000**.

The scratch memory address is the location in DDR3 memory that the BSP profiling services use for data collection. The application program should never touch this space.

Run Configurations	×
Create, manage, and run co	nfigurations
Image: Second state sta	Name: cdma_app_profile Debug Main Device Initialization STDIO Connection Profile Options Common Image: Comparison of the profiling Profiling Options Sampling Frequency (H2): 10000 Image: Comparison of the profile of th
Filter matched 10 of 10 items	Apply Revert
?	Run Close

Figure 7-3: Enabling Profiling

- 7. Click **Run** to create the configuration and run it.
- 8. Click **OK** on the Reset Status dialog box.

When profiling completes, a dialog box opens to indicate the location of the results file.

- 9. Click **OK**.
- 10. In the Project Explorer tab, expand the **Debug** folder under the cdma_app_profile project and double-click **gmon.out** to open the Gmon File Viewer dialog box.

inary File lease enter here the binary file who produce	d the trace	
C:\Project\TEST_ZYNQ\ZYNQ_DMA_TRY\V	Workspace	File System

Figure 7-4: Gmon File Viewer Dialog Box

11. Click **OK** to open the profiling results (gmon.out) in a gprof tab in the right window area. It will look similar to Figure 7-5

gmon file: C:\Project\TEST_ZYNC program file: C:\Project/TEST_Z\ 16 bytes per bucket, each sampl	YNQ/WorkSpace/Application		elf		
Name (location) *	Samples	Calls	Time/Call	%Time	
	Samples 645	Calls	Time/Call	%Time 100.0%	

Figure 7-5: Viewing the gmon.out File



Chapter 8

Introduction to Accelerator Coherency (ACP) Port

The processing system ACP port is an AXI-compliant 64-bit slave port interface on the Snoop Control Unit (SCU) that provides an asynchronous cache-coherent access point directly from the processor logic (PL) to the processing system (PS) Cortex-A9 MP-Core processor subsystem. Transactions on the ACP port can be marked as coherent or non-coherent. The AXI master on the fabric side indicates coherent read transactions by ARUSERS[0] and ARCACHES[1], and write transactions by ARUSERS[0] and AWCACHES[1] AXI bus related signals. Device or strongly ordered transactions are always treated as non-coherent.

Note: Device or strongly ordered transactions are types of transfers generated by the AXI master interface. They refer to non-cacheable and non-bufferable transactions. They always generate a fixed size and number of the transaction.

Non-coherent transactions pass through the SCU and are presented unchanged on the AXI master interface. Coherent AXI transactions on the ACP slave are changed into more or fewer transactions on the AXI master interface with some of their attributes changed appropriately.

When a coherent write request is received on the ACP from the external master, the SCU checks the L1 data caches of the cores for the address. If present, the coherency protocol cleans and invalidates the appropriate lines in the Cache and merges the cleaned data with the write request.

Read requests from the external master to a coherent region of memory interact with the SCU to test whether the required data is already stored within the processor L1 caches. If the data is present in L1 cache, the SCU returns the data directly to the requesting component. If the data is not present in the L1 cache, the SCU checks the L2 cache before sending the request to the main memory.

Figure 8-1 shows the possible connection between an AXI-4 compliant master and an ACP 64 bit port with the help of the AXI interconnect.




Figure 8-1: Possible Connection Between AXI-4 Compliant Master and ACP 64-bit Port

8.1 ACP Requests

The read and write requests performed on the ACP behave differently with coherent requests than with non-coherent requests.

8.1.1 ACP Coherent Read Requests

An ACP read request is coherent when both ARUSER[0] = 1 and ARCACHE[1] = 1 are alongside ARVALID. In this case, the SCU enforces coherency. When the data is present in the caches of one of the Cortex-A9 processors, the PS core reads the data directly from the relevant processor and returned to the ACP port. When the data is not present in the cache of either of the Cortex-A9 processors, the read request is issued to either L2-cache or the main memory on one of the Cortex-A9 processors AXI master ports, along with all its AXI parameters, with the exception of the locked attribute.

8.1.2 ACP Non-Coherent Read Requests

An ACP read request is non-coherent when either ARUSER[0] = 0 or ARCACHE[1] =0 is alongside ARVALID. In this case, the SCU does not enforce coherency, and the read request is directly forwarded to one of the available SCU AXI master ports to the L2 cache controller or OCM.

8.1.3 ACP Coherent Write Requests

An ACP write request is coherent when both AWUSER[0] = 1 and AWCACHE[1] =1 are alongside AWVALID. In this case, the SCU enforces coherency. When the data is present in the L1-Cache of one of the Cortex-A9 processors, the PS section logic first cleans and invalidates the data from the relevant CPU. When the data is not present in any of the Cortex-A9 processors, or once it has been cleaned and invalidated, the write request is issued to either L2-Cache or the main memory on one of the Cortex-A9 processor AXI master ports. The write request is also issued to all corresponding AXI parameters, with the exception of the locked attribute.

Note: The transaction may optionally allocate into the L2 cache if the write parameters are set accordingly.

8.1.4 ACP non-coherent write requests

An ACP write request is non-coherent when either AWUSER[0] = 1 or AWCACHE[1] = 0 is alongside AWVALID. In this case, the SCU does not enforce coherency, and the write request is forwarded directly to one of the available SCU AXI master ports.

8.2 ACP Limitations

The accelerator coherency port (ACP) has following limitations:

- Exclusive access is not allowed for coherent memory access.
- Locked access is not allowed for coherent memory access.
- Write transactions with length = 3, size = 3, and write strobe ‡ 11111111 can cause the cache line in the CPU to become corrupted.
- Continuous accesses to the OCM over the ACP can starve access from other AXI masters.

To allow access from other masters, the ACP bandwidth to OCM should be moderated to less than the peak OCM bandwidth. This can be accomplished by regulating burst sizes to fewer than eight 64-bit words.

Note: The PS processor cores can be used to flag the third limitation (cache lines being corrupted).

If enabled, the Xilinx® ACP adapter watches for transactions that could potentially corrupt the cache and generates an error response to the master that requested the write request. The PS section allows the write transaction from master to proceed to the ACP interface, so the possibility of cache corruption is NOT eliminated. The PS section notifies the master of the possible problem in order to take the appropriate action. The ACP adapter can also generate an interrupt signal to the CPUs, which the software can use to detect such a situation.



Refer to following for more information regarding the ACP port. Links to these documents are available in Appendix A, Additional Resources.

- Zynq[™]-7000 EPP Technical Reference Manual (UG585)
- The Effect and Technique of System Coherence in ARM Multicore Technology by John Goodacre, Senior Program Manager, ARM Processor Division
- ARM Cortex-A9 MPCore Technical Reference Manual, section 2.4, Accelerator Coherency Port



Appendix A

Additional Resources

A.1 Resources for This Document

- The .zip file associated with this document contains the design files for the tutorials in Chapter 5. You can download this file, ug873_design_files.zip, from: http://www.xilinx.com/support/documentation/zynq-7000_user_guides.htm
- *EDK Concepts, Tools, and Techniques Guide,* Chapter 6, "Creating Your Own Intellectual Property http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_2/edk_ctt.pdf
- The Effect and Technique of System Coherence in ARM Multicore Technology by John Goodacre, Senior Program Manager, ARM Processor Division (www.mpsoc-forum.org/previous/2008/slides/8-6%20Goodacre.pdf)
- ARM Cortex-A9 MPCore Technical Reference Manual, section 2.4, Accelerator Coherency Port (http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0407e/CACGGBCF.html)

A.2 Training Labs

Training labs relating to Test Drives in this guide are located at http://www.xilinx.com/training/embedded/embedded-design-tutorials.htm.

A.3 Xilinx Resources

- Xilinx Design Tools: Installation and Licensing Guide (UG798): http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_2/iil.pdf
- Xilinx Design Tools: Release Notes Guide (UG631): <u>http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_2/irn.pdf</u>
- Xilinx® Documentation:
 <u>http://www.xilinx.com/support/documentation</u>
- Xilinx Glossary:
 http://www.xilinx.com/support/documentation/sw_manuals/glossary.pdf
- Xilinx Support: <u>http://www.xilinx.com/support/</u>

A.4 EDK Documentation

You can also access the entire documentation set online at: http://www.xilinx.com/support/documentation/dt_edk_edk14-2.htm

- *EDK Concepts, Tools, and Techniques* (*UG683*): http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_2/edk_ctt.pdf
- Embedded System Tools Reference Manual (UG111): http://www.xilinx.com/support/documentation/xilinx14_2/est_rm.pdf
- MicroBlaze[™] Processor User Guide (UG081): http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_2/mb_ref_guide.pdf
- Platform Specification Format Reference Manual (UG642): <u>http://www.xilinx.com/support/documentation/xilinx14_2/psf_rm.pdf</u>
- PowerPC 405 Processor Block Reference Guide (UG018): <u>http://www.xilinx.com/support/documentation/user_guides/ug018.pdf</u>
- PowerPC 405 Processor Reference Guide (UG011): <u>http://www.xilinx.com/support/documentation/user_guides/ug011.pdf</u>
- *PowerPC* 440 Embedded Processor Block in Virtex®-5 FPGAs (UG200): http://www.xilinx.com/support/documentation/user_guides/ug200.pdf
- Zynq-7000 Software Developers Guide (UG821): http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_2/ug821-zynq-7000-swdev.pdf
- Zynq-7000 Extensible Processing Platform Technical Reference Manual (UG585): (UG821):http://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf
- All Zynq[™]-7000 Documentation: <u>http://www.xilinx.com/support/documentation/zynq-7000.htm</u>

A.5 EDK Additional Resources

- Xilinx Platform Studio and EDK website: <u>http://www.xilinx.com/ise/embedded_design_prod/platform_studio.htm</u>
- Xilinx Platform Studio and EDK Document website: http://www.xilinx.com/ise/embedded/edk_docs.htm
- Xilinx XPS/EDK Supported IP website: <u>http://www.xilinx.com/ise/embedded/edk_ip.htm</u>
- Xilinx Tutorial website: <u>http://www.xilinx.com/support/documentation/dt_edk_edk14-2_tutorials.htm</u>
- Xilinx Data Sheets:
 <u>http://www.xilinx.com/support/documentation/data_sheets.htm</u>
- Xilinx Problem Solvers: http://www.xilinx.com/support/troubleshoot/psolvers.htm
- Xilinx ISE® Design Suite Manuals: <u>http://www.xilinx.com/support/software_manuals.htm</u>
- GNU Manuals: <u>http://www.gnu.org/manual</u>