

## Virtex-6 FPGA LX760, LX550T, LX365T, LX240T, LX195T, LX130T, SX475T, and SX315T CES Errata

EN101 (v1.9) April 11, 2011

**Errata Notification** 

## Introduction

Thank you for participating in the Virtex®-6 Engineering Sample Program. As part of this program, we are pleased to provide to you engineering samples of the devices listed in Table 1. Although Xilinx has made every effort to ensure the highest possible quality, these devices are subject to the limitations described in the following errata.

# Devices

These errata apply to the devices shown in Table 1.

#### Table 1: Devices Affected by These Errata

| Devices      | XC6VLX760 CES  | JTAG ID (Revision Code): 0, 2 |  |
|--------------|----------------|-------------------------------|--|
|              | XC6VLX550T CES | JTAG ID (Revision Code): 0    |  |
|              | XC6VLX365T CES | JTAG ID (Revision Code): 0    |  |
|              | XC6VLX240T CES | JTAG ID (Revision Code): 2, 4 |  |
|              | XC6VLX195T CES | JTAG ID (Revision Code): 4    |  |
|              | XC6VLX130T CES | JTAG ID (Revision Code): 2, 4 |  |
|              | XC6VSX475T CES | JTAG ID (Revision Code): 2, 4 |  |
|              | XC6VSX315T CES | JTAG ID (Revision Code): 4    |  |
| Packages     | All            |                               |  |
| Speed Grades | -1, -2         |                               |  |

## Hardware Errata Details

This section provides a detailed description of each hardware issue known at the release time of this document.

## ММСМ

## Restriction of Frequency Range for Bandwidth = HIGH or OPTIMIZED

When the Phase Frequency Detector (PFD) frequency (FIN/D) is lower than 135 MHz and the BANDWIDTH attribute of the MMCM is set to HIGH or OPTIMIZED, a phase error between MMCM output clocks can occur, making the output clock signals invalid. This condition can also cause the fractional output counter to fail.

The ISE® software v12.4 and later provides appropriate warnings for possible violations of this restriction.

The ISE software v12.4 and later correctly handles designs set to OPTIMIZED bandwidth for all valid PFD frequencies.

This issue will not be fixed in the devices listed in Table 1.

#### Work-around

PFD frequencies lower than 135 MHz must use LOW bandwidth mode to ensure correct operation. See <u>Answer Record 38132</u> for more information.

© 2009–2011 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. PCI, PCI Express, PCIe, and PCI+X are trademarks of PCI+SIG. All other trademarks are the property of their respective owners.

## **Restriction of Clock Divider Values**

The input clock divider (DIVCLK\_DIVIDE) cannot have a value of 3 or 4 when the input clock frequency (F<sub>IN</sub>) of the MMCM is above 315 MHz.

The ISE software v12.4 and later provides appropriate warnings for possible violations of this restriction.

This issue will not be fixed in the devices listed in Table 1.

#### Work-around

In all designs in which  $F_{IN}$  is above 315 MHz and DIVCLK\_DIVIDE is set to 3 or 4, double the CLKFBOUT\_MULT\_F and DIVCLK\_DIVIDE values. See Answer Record 38133 for more information.

## **Block RAM**

#### FIFO - First Read after Reset

When reading from a FIFO after an asynchronous reset or a reset synchronized to WRCLK, the first word read is sometimes incorrect.

#### Work-around

Synchronize the reset with the RDCLK of the FIFO. See Answer Record 33224.

#### Synchronous Built-in FIFO

When using the Built-In FIFO as a Synchronous FIFO (EN\_SYN=TRUE) with asynchronous reset, correct behavior of the FIFO flags cannot be guaranteed after the first write.

All configurations other than EN\_SYN=TRUE are not affected by this issue.

#### Work-arounds

To work around this issue, synchronize the negative edge of reset to RDCLK/WRCLK.

For more information and additional work-arounds see Answer Record 41099.

#### Dual Port Block RAM Address Overlap in READ\_FIRST and Simple Dual Port Mode

When using the block RAM in True Dual Port (TDP) Read\_First mode, Simple Dual Port (SDP) mode, or ECC mode with different clocks on ports A and B, the user must ensure certain addresses do not occur simultaneously on both ports when both ports are enabled and one port is being written to. Failure to observe this restriction can result in read and/or memory array corruption.

The description is found in the Conflict Avoidance section in v1.3.1 (or later) of <u>UG363</u>, Virtex-6 *FPGA Memory Resources User Guide*.

This description was originally added in UG363 (v1.1), published 9/16/09. This errata is being provided to highlight this change and ensure that all users are aware of this design restriction. The ISE v12.1 software and later provides appropriate warnings for possible violations of these restrictions.

This issue will not be fixed in the devices listed in Table 1.

#### Work-around

The recommended work-around is to configure the block RAM in WRITE\_FIRST mode. WRITE\_FIRST mode is available in block RAMs configured in TDP mode in all ISE software versions. WRITE\_FIRST mode is available in block RAMs configured in SDP mode from ISE v12.2 and later. See <u>Answer Record 34859</u>.

# Configuration

## PROGRAM\_B Pin Behavior During Power-On

Holding the PROGRAM\_B input statically Low prior to the completion of the power-on reset does not hold the FPGA in configuration reset. Instead, the FPGA proceeds with its standard power-on configuration sequence.

This issue will not be fixed in the devices listed in Table 1.

#### Work-around

For systems that need to delay the FPGA configuration sequence at power-on, hold the INIT\_B pin Low.

See Answer Record 38134 for more information.

## **Configuration Readback**

All configuration readback modes (SelectMap, JTAG, ICAP, FRAME\_ECC, POST\_CRC, and IMPACT) are not supported. Any readback attempt can cause an inadvertent configuration cell change.

## Input Logic Resets Using GSR

When coming out of configuration after power-up or after asserting the PROGRAM\_B\_0 pin, the ILOGIC input registers (IFF, IDDR, and ISERDES) are not guaranteed to be initialized to zero. The same holds true if the GSR input of the STARTUP\_VIRTEX6 block is used to reset the ILOGIC input registers. Initializing the registers to a one (using the "INIT=1" attribute) works as expected.

#### Work-around

If the user application requires the input registers to be initialized to zero, then a separate reset using general interconnect must be implemented.

# JTAG

The INTEST instruction is not supported.

# **System Monitor**

## System Monitor Maximum DCLK Frequency

The System Monitor intermittently generates an incorrect analog-to-digital conversion when the clock (DCLK) frequency is greater than 80 MHz. The maximum frequency specification for DCLK is being revised down from 250 MHz to 80 MHz. All designs should be updated to use 80 MHz max.

This issue will not be fixed in the devices listed in Table 1.

## System Monitor Internal Reference Voltage

The System Monitor Internal Reference Voltage is not supported in the devices listed in Table 1. The External Reference Voltage must be used. See the System Monitor Dedicated Pins figure in <u>UG370</u>, *Virtex-6 FPGA System Monitor User Guide*.

## GTX Transceivers

# GTX Transceiver Initialization for Proper TXOUTCLK Functionality - Does Not Apply to the LX760 Device

TXOUTCLK can operate at an incorrect frequency or can remain in a static state when the TXPLL\_DIVSEL\_OUT attribute is set to 2 or 4 and the TXOUTCLK\_CTRL attribute is set to "TXOUTCLKPCS", "TXOUTCLKPMA\_DIV1", or "TXOUTCLKPMA\_DIV2".

An updated reset sequence that ensures proper functionality is documented in version 2.4 of <u>UG366</u>, Virtex-6 FPGA GTX Transceiver User Guide. Also see <u>Answer Record 35681</u> for more information.

# PLL Frequency and AVCC Voltage Ranges - LX550T, LX365T, LX240T, LX195T, LX130T, SX475T, and SX315T Only

Table 2 lists the PLL frequency and AVCC voltage ranges supported by the devices listed in Table 1.

| Speed Grade    | Minimum PLL Frequency<br>(MHz) | Maximum PLL Frequency<br>(MHz) | AVCC         |
|----------------|--------------------------------|--------------------------------|--------------|
| -1             | 1,200                          | 2,700                          | 1.0V ±50mV   |
| - <u>2</u> (1) | 1,200                          | 2,700                          | 1.0V ±50mV   |
|                | 1,200                          | 3,250                          | 1.025V ±25mV |

#### Notes:

1. For -2 devices, if one of the transceivers sharing the same AVCC power plane has a PLL frequency greater than 2,700 MHz, the AVCC voltage must be within the range of 1.0 to 1.05V.

## Receiver Buffer Bypass - LX550T, LX365T, LX240T, LX195T, LX130T, SX475T, and SX315T Only

The Receiver Buffer Bypass is not supported across the full commercial temperature range in the devices listed in Table 1. See Answer Record 33227.

## IEEE Std 1149.6 AC-JTAG - LX550T, LX365T, LX240T, LX195T, LX130T, SX475T, and SX315T Only

IEEE Std 1149.6 AC-JTAG is supported when all of the following conditions are met:

- The JTAG clock (TCK) operates in the range of 10 MHz to 66 MHz.
- The device junction temperature (T<sub>J</sub>) is in the range of 10°C to 70°C.

# Built-in 5x Oversampling - LX550T, LX365T, LX240T, LX195T, LX130T, SX475T, and SX315T Only

Built-in 5x oversampling circuit is supported only when TXPLL\_DIVSEL\_OUT and RXPLL\_DIVSEL\_OUT attributes are set to 1.

## TXOUTCLK and RXRECCLK Static Operating Behavior

The TXOUTCLK and RXRECCLK output ports might operate at reduced frequency in buffer bypass mode if conditions (1) and (2) persist for more than 15,000 cumulative hours at 65°C T<sub>j</sub>, 2,500 cumulative hours at 85°C T<sub>j</sub>, or 800 cumulative hours at 100°C T<sub>i</sub>:

- 1. Power has been applied to  $V_{CCINT}$ .
- 2. The device is in one of the following states:
  - a. The FPGA is not configured
  - b. The FPGA is configured, but the transceiver is uninstantiated
  - c. The transceiver is instantiated, but no reference clock is toggling
  - d. The transceiver is instantiated, but is held in reset or power-down

#### Work-around

#### Transceivers Uninstantiated in User Design but are Planned to be Used in the Future

For transceivers that are not instantiated in the user design but are planned to be used in the future, power must be applied to MGTAVCC, and the user design must be implemented using ISE v12.1 (or later) software for automatic insertion of the work-around circuit.

#### Transceivers Uninstantiated in User Design but are Not Planned to be Used in the Future

Automatic insertion of the work-around circuit can be disabled for uninstantiated transceivers that will not be used.

#### Transceivers Instantiated in User Design

Transceivers instantiated in user design do not require a work-around circuit if the reference clock is toggling and the transceiver is not held in reset or power-down.

See <u>Answer Record 35055</u> for more information.

# **PCI Express**

# Replayed Packets (Endpoint and Root Port) - LX550T, LX365T, LX240T, LX195T, LX130T, SX475T, and SX315T Only

A received TLP or DLLP immediately followed by a received EIOS can result in corruption of the TLP or DLLP. A corrupted TLP results in the integrated block for PCI Express® issuing a NAK, causing the corrupted TLP to be replayed by the link partner. A corrupted DLLP (ACK or NAK) can result in the integrated block replaying the associated TLP back to the link partner. A correctable error condition will be recorded, but no data will be lost. If this condition occurs repeatedly, it will cause the link to retrain.

# Lane Reversal (Endpoint only) - LX550T, LX365T, LX240T, LX195T, LX130T, SX475T, and SX315T Only

The DISABLE\_LANE\_REVERSAL attribute must be set to FALSE for Endpoint configurations.

# **Operational Guidelines**

#### Design Software Requirements

The devices listed in Table 1, unless otherwise specified, require the following Xilinx development software installations.

- Xilinx ISE Design Suite 11.2 with the Virtex-6 FPGA General ES patch, or later version of software. See <u>Answer</u> <u>Record 33124</u>.
- See Known Issues in <u>Answer Record 32929</u>.

# Traceability

The XC6VLX240T is marked as shown in Figure 1. The other devices listed in Table 1 are marked similarly.




Figure 1: XC6VLX240T-1FF1156CES Marking

## **Additional Questions or Clarifications**

For additional questions regarding these errata, contact Xilinx Technical Support: <u>http://www.xilinx.com/support/clearexpress/websupport.htm</u> or your Xilinx Sales Representative: <u>http://www.xilinx.com/company/contact.htm</u>.

## **Revision History**

| Date     | Version | Description   |  |
|----------|---------|---|--|
| 08/19/09 | 1.0     | Initial Xilinx release.   |  |
| 09/16/09 | 1.1     | Added LX130T devices.   |  |
| 10/02/09 | 1.2     | Added LX195T devices.   |  |
| 01/06/10 | 1.3     | Removed REFCLK Architectures section.   |  |
| 01/15/10 | 1.4     | Added the following devices: LX760, LX550T, LX365T, SX475T, and SX315T.   |  |
| 05/07/10 | 1.5     | Updated Block RAM section: Added subtitle to FIFO - First Read after Reset section. Added Dual Port<br>Block RAM Address Overlap in READ_FIRST and Simple Dual Port Mode. Added TXOUTCLK and<br>RXRECCLK Static Operating Behavior.                             |  |
| 07/30/10 | 1.6     | Updated Block RAM to reflect availability of WRITE_FIRST mode in ISE v12.2.   |  |
| 09/15/10 | 1.7     | Updated JTAG ID (Revision Code) information in Table 1. Updated Dual Port Block RAM Address Overlap in READ_FIRST and Simple Dual Port Mode: This issue will not be fixed in the devices listed in Table 1. Added System Monitor Maximum DCLK Frequency.        |  |
| 11/16/10 | 1.8     | Added Restriction of Frequency Range for Bandwidth = HIGH or OPTIMIZED, Restriction of Clock Divider Values, PROGRAM_B Pin Behavior During Power-On, and GTX Transceiver Initialization for Proper TXOUTCLK Functionality - Does Not Apply to the LX760 Device. |  |
| 04/11/11 | 1.9     | Added Synchronous Built-in FIFO and Input Logic Resets Using GSR.   |  |

# **Notice of Disclaimer**

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <a href="http://www.xilinx.com/warranty.htm">http://www.xilinx.com/warranty.htm</a>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <a href="http://www.xilinx.com/warranty.htm#critapps">http://www.xilinx.com/warranty.htm#critapps</a>.

# **Engineering Sample Disclaimer**

ENGINEERING SAMPLE (ES) DEVICES ARE MADE AVAILABLE SOLELY FOR PURPOSES OF RESEARCH, DEVELOPMENT AND PROTOTYPING. ALL ES DEVICES ARE SOLD "AS-IS" WITH NO WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED. XILINX DOES NOT WARRANT THAT ES DEVICES ARE FULLY VERIFIED, TESTED, OR WILL OPERATE IN ACCORDANCE WITH DATA SHEET SPECIFICATIONS. XILINX DISCLAIMS ANY OBLIGATIONS FOR TECHNICAL SUPPORT AND BUG FIXES. XILINX SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION DIRECT, INDIRECT, INCIDENTAL, SPECIAL, RELIANCE, OR CONSEQUENTIAL DAMAGES ARISING FROM OR IN CONNECTION WITH THE USE OF ES DEVICES IN ANY MANNER WHATSOEVER, EVEN IF XILINX HAS BEEN ADVISED OF THE POSSIBILITY THEREOF. XILINX MAKES NO REPRESENTATION THAT ES DEVICES PROVIDE ANY PARTICULAR FUNCTIONALITY, OR THAT ES DEVICES WILL MEET THE REQUIREMENTS OF A PARTICULAR USER APPLICATION. XILINX DOES NOT WARRANT THAT ES DEVICES ARE ERROR-FREE, NOR DOES XILINX MAKE ANY OTHER REPRESENTATIONS OR WARRANTIES, WHETHER EXPRESS OR IMPLIED, STATUTORY OR OTHERWISE, INCLUDING, WITHOUT LIMITATION, IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. THE FOREGOING STATES THE ENTIRE LIABILITY OF XILINX WITH RESPECT TO ES DEVICES.