



Virtex-6 FPGA: Built-In Synchronous FIFO Reset and Input Logic Reset

XCN11015 (v1.0) April 18, 2011

Customer Notification – For Your Information

Overview

Thank you for designing with the Xilinx Virtex®-6 family of devices. The purpose of this notification is to inform Xilinx customers of corrections to the described behavior of specific function blocks within the Virtex-6 FPGA. The affected function blocks include the built-in synchronous FIFO and the input logic registers.

Description

The following describes the recommended usage or actual behavior for the built-in synchronous FIFO and input logic registers.

Built-in Synchronous FIFO Reset

When the built-in FIFO is used in synchronous mode (EN_SYN=TRUE), a design must synchronize the negative edge of RESET to the RDCLK or WRCLK for correct behavior of the FIFO flags after the first write.

For details and workarounds, see Answer Record 41099 <http://www.xilinx.com/support/answers/41099.htm>.

Note: Any other configuration of the built-in FIFO (EN_SYN=FALSE) does not require this RESET synchronization.

Input Logic Reset Using GSR

The global set/reset (GSR) event from the FPGA configuration sequence or STARTUP_VIRTEX6 primitive does not always initialize ILOGIC input registers (IFF, IDDR, and ISERDES) to zero using the INIT=0 attribute.

If the application requires the input registers to be initialized to zero, then a separate reset using general interconnect must be implemented.

Note: GSR initialization of the input logic registers to a one (using the INIT=1 attribute) works as expected.

Products Affected

This notice applies to all Virtex-6 LXT, SXT, HXT, and CXT FPGAs. The products affected include all standard part numbers and specification control document (SCD) versions of the standard part numbers.

Key Dates

These changes are effective upon this PCN release.

Response

No response is required. For additional information or questions, please contact Xilinx Technical Support <http://www.xilinx.com/support/techsup/tappinfo.htm>.

Important Notice: Xilinx Customer Notifications (XCNs, XDNs, and Quality Alerts) can be delivered via e-mail alerts sent by the Support website (<http://www.xilinx.com/support>). Register today and personalize your “Documentation and Design Advisory Alerts” area to include Customer Notifications. Xilinx Support provides many benefits, including the ability to receive alerts for new and updated information about specific products, as well as alerts for other publications such as data sheets, errata, application notes, etc. For information on how to sign up, refer to Answer Record 18683: <http://www.xilinx.com/support/answers/18683.htm>.

Additional Documentation

Virtex-6 FPGA Documentation:

<http://www.xilinx.com/support/documentation/virtex-6.htm>

Xilinx Answer Record Database:

<http://www.xilinx.com/support/answers/>

Revision History

The following table shows the revision history for this document.

Date	Version	Revision
04/18/11	1.0	Initial release.

Notice of Disclaimer

The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available “AS IS” and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials, or to advise you of any corrections or update. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <http://www.xilinx.com/warranty.htm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <http://www.xilinx.com/warranty.htm#critapps>.