AD6655 IF Diversity Receiver

Integrated dual, 14-bit, 150 MSPS ADC. Integrated wideband decimation filter and 32-bit complex NCO. Fast overrange detect and signal monitor with serial output. Proprietary differential input maintains excellent SNR performance for input frequencies up to 450 MHz. Flexible output modes, including independent CMOS, interleaved CMOS, IQ mode CMOS, and interleaved LVDS. SYNC input allows synchronization of multiple devices. 3-bit SPI port for register programming and register readback.

The AD6655 is a mixed-signal intermediate frequency (IF) receiver consisting of dual 14-bit, 80 MSPS/105 MSPS/125 MSPS/150 MSPS ADCs and a wideband digital downconverter (DDC). The AD6655 is designed to support communications applications where low cost, small size, and versatility are desired.

The dual ADC core features a multistage, differential pipelined architecture with integrated output error correction logic. Each ADC features wide bandwidth differential sample-and-hold analog input amplifiers supporting a variety of user-selectable input ranges. An integrated voltage reference eases design considerations. A duty cycle stabilizer is provided to compensate for variations in the ADC clock duty cycle, allowing the converters to maintain excellent performance.

ADC data outputs are internally connected directly to the digital downconverter (DDC) of the receiver, simplifying layout and reducing interconnection parasitics. The digital receiver has two channels and provides processing flexibility. Each receive channel has four cascaded signal processing stages: a 32-bit frequency translator (numerically controlled oscillator (NCO)), a half-band decimating filter, a fixed FIR filter, and an fADC/8 fixed-frequency NCO.

In addition to the receiver DDC, the AD6655 has several functions that simplify the automatic gain control (AGC) function in the system receiver. The fast detect feature allows fast overrange detection by outputting four bits of input level information with short latency.

In addition, the programmable threshold detector allows monitoring of the incoming signal power using the four fast detect bits of the ADC with low latency. If the input signal level exceeds the programmable threshold, the coarse upper threshold indicator goes high. Because this threshold indicator has low latency, the user can quickly turn down the system gain to avoid an overrange condition.

The second AGC-related function is the signal monitor. This block allows the user to monitor the composite magnitude of the incoming signal, which aids in setting the gain to optimize the dynamic range of the overall system.

After digital processing, data can be routed directly to the two external 14-bit output ports. These outputs can be set from 1.8 V to 3.3 V CMOS or as 1.8 V LVDS. The CMOS data can also be output in an interleaved configuration at a double data rate using only Port A.

The AD6655 receiver digitizes a wide spectrum of IF frequencies. Each receiver is designed for simultaneous reception of the main channel and the diversity channel. This IF sampling architecture greatly reduces component cost and complexity compared with traditional analog techniques or less integrated digital methods.

Flexible power-down options allow significant power savings, when desired.

Programming for setup and control is accomplished using a 3-bit SPI-compatible serial interface.

The AD6655 is available in a 64-lead LFCSP and is specified over the industrial temperature range of −40°C to +85°C.

Product Highlights
  • Integrated dual, 14-bit, 150 MSPS ADC.
  • Integrated wideband decimation filter and 32-bit complex NCO.
  • Fast overrange detect and signal monitor with serial output.
  • Proprietary differential input maintains excellent SNR performance for input frequencies up to 450 MHz.
  • Flexible output modes, including independent CMOS, interleaved CMOS, IQ mode CMOS, and interleaved LVDS.
  • SYNC input allows synchronization of multiple devices.
  • 3-bit SPI port for register programming and register readback.
Features and Benefits
  • SNR = 74.5 dBc (75.5 dBFS) in a
  • 32.7 MHz BW at 70 MHz @ 150 MSPS
  • SFDR = 80 dBc to 70 MHz @ 150 MSPS
  • 1.8 V analog supply operation
  • Integrated dual-channel ADC
  • Sample rates up to 150 MSPS
  • IF sampling frequencies to 450 MHz
  • Internal ADC voltage reference
  • Integrated ADC sample-and-hold inputs
  • Flexible analog input range: 1 V p-p to 2 V p-p
  • ADC clock duty cycle stabilizer
  • 95 dB channel isolation/crosstalk
  • 1.8 V to 3.3 V CMOS output supply or 1.8 V LVDS output supply
  • Integer 1-to-8 input clock divider
  • Integrated wideband digital downconverter (DDC)
    32-bit complex, numerically controlled oscillator (NCO)
    Decimating half-band filter and FIR filter
    Supports real and complex output modes
  • Fast attack/threshold detect bits
  • Composite signal monitor
  • Energy-saving power-down modes
RF & Microwave
AD6655 IBIS Models
Data Sheets
Documentnote
AD6655: IF Diversity Receiver Data Sheet (Rev. B)PDF 3181 kB
Application Notes
Documentnote
AN-878: High Speed ADC SPI Control Software (Rev. A)PDF 585 kB
AN-0974: Multicarrier TD-SCMA FeasibilityPDF 634 kB
AN-905: Visual Analog Converter Evaluation Tool Version 1.0 User Manual (Rev. 0)PDF 2124 kB
AN-835: Understanding High Speed ADC Testing and Evaluation (Rev. B)PDF 985 kB
AN-827: A Resonant Approach to Interfacing Amplifiers to Switched-Capacitor ADCs (Rev. 0)PDF 203 kB
AN-935: Designing an ADC Transformer-Coupled Front End (Rev. 0)PDF 363 kB
AN-742: Frequency Domain Response of Switched-Capacitor ADCs (Rev. B)PDF 401 kB
AN-1142: Techniques for High Speed ADC PCB Layout (Rev. 0)PDF 392 kB
AN-807: Multicarrier WCDMA Feasibility (Rev. 0)PDF 969 kB
AN-808: Multicarrier CDMA2000 Feasibility (Rev. 0)PDF 1535 kB
AN-812: MicroController-Based Serial Port Interface (SPI) Boot Circuit (Rev. 0)
Software Download (zip, 21,702,560 bytes)
PDF 441 kB
AN-851: A WiMax Double Downconversion IF Sampling Receiver Design (Rev. 0)PDF 262 kB
AN-715: A First Approach to IBIS Models: What They Are and How They Are Generated (Rev. 0)PDF 370.2 K
Order Information
Part NumberPackagePacking QtyTemp RangePrice 100-499Price 1000+RoHS
AD6655ABCPZ-105 Obsolete64 ld LFCSP (9x9mm, 7.5mm exposed pad) OTH 26000Y
AD6655ABCPZ-125 Production64 ld LFCSP (9x9mm, 7.5mm exposed pad) OTH 260-40 to 85C99.4184.5Y
AD6655ABCPZ-150 Production64 ld LFCSP (9x9mm, 7.5mm exposed pad) OTH 260-40 to 85C116.0898.67Y
AD6655ABCPZ-80 Production64 ld LFCSP (9x9mm, 7.5mm exposed pad) OTH 260-40 to 85C56.5448.07Y
AD6655ABCPZRL7-125 Production64 ld LFCSP (9x9mm, 7.5mm exposed pad) REEL 750-40 to 85C99.4184.5Y
AD6655ABCPZRL7-150 Obsolete64 ld LFCSP (9x9mm, 7.5mm exposed pad) REEL 75000Y
Evaluation Boards
Part NumberDescriptionPriceRoHS
AD6655-125EBZEvaluation Board202.4Y
AD6655-150EBZEvaluation Board202.4Y
AD6655:中频分集接收器 (Rev. A) ad6655
AD6655: IF Diversity Receiver Data Sheet (Rev. B) ad6655
AD6655CPZ (All Speed Grades) - 1.8V Outputs ad6655
AD6655CPZ (All Speed Grades) - 3.3V Outputs ad6655
AN-878: High Speed ADC SPI Control Software (Rev. A) ad6655
AN-0974: Multicarrier TD-SCMA Feasibility ad6655
AN-808: CDMA2000多载波系统可行性研究 (Rev. 0) adl5330
AN-905: Visual Analog Converter Evaluation Tool Version 1.0 User Manual (Rev. 0) ad9220
AN-835: Understanding High Speed ADC Testing and Evaluation (Rev. B) ad9220
AN-827: A Resonant Approach to Interfacing Amplifiers to Switched-Capacitor ADCs (Rev. 0) ad6655
AN-935: Designing an ADC Transformer-Coupled Front End (Rev. 0) ad9220
AN-742: Frequency Domain Response of Switched-Capacitor ADCs (Rev. B) ad7476
AN-835: 高速ADC测试和评估 (Rev. 0) ad9510
AN-1142: 高速ADC PCB布局布线技巧 (Rev. 0) ad6655
AN-1142: Techniques for High Speed ADC PCB Layout (Rev. 0) ad6655
AN-0974: TD-SCMA多载波系统可行性研究 (Rev. 0) ad8376
AN-878: 高速ADC SPI控制软件[中文版] (Rev. A) ad6655
AN-807: 多载波WCDMA的可行性 (Rev. 0) adf4106
AN-807: Multicarrier WCDMA Feasibility (Rev. 0) ad6655
AN-808: Multicarrier CDMA2000 Feasibility (Rev. 0) ad9863
AN-827: 放大器与开关电容ADC接口的匹配方法[中文版] (Rev. 0) ad8351
AN-905: VisualAnalog™转换器评估工具1.0版用户手册 (Rev. 0) ad6655
AN-935: ADC变压器耦合前端设计[中文版] (Rev. 0) ad6655
AN-812: 基于微控制器的串行端口接口(SPI®)启动电路 (Rev. 0) adg3304
AN-812: MicroController-Based Serial Port Interface (SPI) Boot Circuit (Rev. 0) ad6655
Software Download (zip, 21,702,560 bytes) ad6655
AN-851: 一种WiMax双下变频IF采样接收机设计方案[中文版] (Rev. 0) ad9540
AN-851: A WiMax Double Downconversion IF Sampling Receiver Design (Rev. 0) ad9856
AN-715: 走近IBIS模型:什么是IBIS模型?它们是如何生成的? (Rev. 0) ad6655
AN-715: A First Approach to IBIS Models: What They Are and How They Are Generated (Rev. 0) ad9220