74AVCH2T45GN: Dual-bit, dual-supply voltage level translator/transceiver; 3-state

The 74AVCH2T45 is a dual bit, dual supply transceiver that enables bidirectional level translation. It features two data input-output ports (nA and nB), a direction control input (DIR) and dual supply pins (VCC(A) and VCC(B)). Both VCC(A) and VCC(B) can be supplied at any voltage between 0.8 V and 3.6 V making the device suitable for translating between any of the low voltage nodes (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V and 3.3 V). Pins nA and DIR are referenced to VCC(A) and pins nB are referenced to VCC(B). A HIGH on DIR allows transmission from nA to nB and a LOW on DIR allows transmission from nB to nA.

The device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing any damaging backflow current through the device when it is powered down. In suspend mode when either VCC(A) or VCC(B) are at GND level, both A and B are in the high-impedance OFF-state.

The 74AVCH2T45 has active bus hold circuitry which is provided to hold unused or floating data inputs at a valid logic level. This feature eliminates the need for external pull-up or pull-down resistors.

Outline 3d SOT1116
Data Sheets (1)
Name/DescriptionModified Date
Dual-bit, dual-supply voltage level translator/transceiver; 3-state (REV 6.0) PDF (237.0 kB) 74AVCH2T45 [English]03 Apr 2013
Application Notes (2)
Name/DescriptionModified Date
Sorting through the low voltage logic maze (REV 1.0) PDF (72.0 kB) AN10156 [English]13 Mar 2013
Live Insertion Aspects of Philips Logic Families (REV 1.0) PDF (73.0 kB) AN252 [English]13 Mar 2013
Brochures (2)
Name/DescriptionModified Date
電圧レベルシフタ (REV 1.1) PDF (3.1 MB) 75017511_JP [English]16 Feb 2015
Voltage translation: How to manage mixed-voltage designs with NXP® level translators (REV 1.0) PDF (2.6 MB) 75017511 [English]20 May 2014
Selector Guides (2)
Name/DescriptionModified Date
Application guide: Flat-panel TV sets (REV 2.1) PDF (3.2 MB) 75017085 [English]13 Mar 2012
Application guide; Portable devices and mobile handsets (REV 2.0) PDF (15.4 MB) 75017090 [English]13 Mar 2012
Package Information (1)
Name/DescriptionModified Date
extremely thin small outline package; no leads; 8 terminals (REV 1.0) PDF (188.0 kB) SOT1116 [English]08 Feb 2016
Packing (1)
Name/DescriptionModified Date
Standard product orientation 12NC ending 115 (REV 2.0) PDF (88.0 kB) SOT1116_115 [English]04 Apr 2013
Supporting Information (1)
Name/DescriptionModified Date
MAR_SOT1116 Topmark (REV 1.0) PDF (73.0 kB) MAR_SOT1116 [English]03 Jun 2013
IBIS Model
Ordering Information
ProductStatusFamilyVCC(A) (V)FunctionDescriptionVCC(B) (V)Package versionLogic switching levelsOutput drive capability (mA)tpd (ns)No of bitsPower dissipation considerationsTamb (Cel)Rth(j-a) (K/W)Ψth(j-top) (K/W)Rth(j-c) (K/W)Package nameNo of pins
74AVCH2T45GNActiveAVC(M)0.8 - 3.6Level shifters/translatorsdual-bit dual-supply voltage translating transceiver with bus hold (3-state)0.8 - 3.6SOT1116CMOS/LVTTL+/- 122.12very low-40~12524211.4151XSON88
Package Information
Product IDPackage DescriptionOutline VersionReflow/Wave SolderingPackingProduct StatusPart NumberOrdering code(12NC)MarkingChemical ContentRoHS / Pb Free / RHFLeadFree Conversion DateMSLMSL LF
74AVCH2T45GNSOT1116Reel 7" Q1/T1Active74AVCH2T45GN,115 (9352 922 33115)Standard Marking74AVCH2T45GNAlways Pb-free11
Dual-bit, dual-supply voltage level translator/transceiver; 3-state 74AVCH2T45GT
Sorting through the low voltage logic maze 74LVC_H_245A_Q100
Live Insertion Aspects of Philips Logic Families 74HC_T_245_Q100
電圧レベルシフタ 74AVC16245DGG-Q100
Voltage translation: How to manage mixed-voltage designs with NXP® level translators 74AVC16245DGG-Q100
Application guide: Flat-panel TV sets mmbz33vcl
Application guide; Portable devices and mobile handsets pesd24vs1ul
MAR_SOT1116 Topmark 74AXP2T3407GN
74AVCH2T45 Ibis model 74AVCH2T45GT
SOT1116 74AXP2T3407GN
Reel 7" Q1/T1 74AXP2T3407GN
74LVC3G17