UC3823 高速 PWM 控制器
UC3823 描述
The UC1823 family of PWM control ICs is optimized for high frequency switched mode power supply applications. Particular care was given to minimizing propagation delays through the comparators and logic circuitry while maximizing bandwidth and slew rate of the error amplifier. This controller is designed for use in either current-mode or voltage-mode systems with the capability for input voltage feed-forward.
Protection circuitry includes a current limit comparator, a TTL compatible shutdown port, and a soft start pin which will double as a maximum duty cycle clamp. The logic is fully latched to provide jitter free operation and prohibit multiple pulses at the output. An under-voltage lockout section with 800mV of hysteresis assures low start up current.
| |
UC1823 |
UC2823 |
UC3823 |
| Topology |
Boost, Buck, Flyback, Forward |
Boost, Buck, Flyback, Forward |
Boost, Buck, Flyback, Forward |
| Control Method |
Current Mode |
Current Mode |
Current Mode, Voltage Mode |
| Duty Cycle(Max)(%) |
100 |
100 |
100 |
| Frequency(Max)(kHz) |
1000 |
1000 |
1000 |
| UVLO Thresholds On/Off(V) |
9.2/8.4 |
9.2/8.4 |
9.2/8.4 |
| Pin/Package |
16CDIP, 20LCCC |
16PDIP, 16SOIC, 20PLCC |
16PDIP, 16SOIC, 20PLCC |
| Regulated Outputs(#) |
1 |
1 |
1 |
| Operating Temperature Range(°C) |
-55 to 125 |
-40 to 85 |
0 to 70 |
| Rating |
Military |
Catalog |
Catalog |
UC3823 特性
- Compatible with Voltage or Current-Mode Topologies
- Practical Operation @ Switching Frequencies to 1.0MHz
- 50ns Propagation Delay to Output
- High Current Totem Pole Output (1.5A peak)
- Wide Bandwidth Error Amplifier
- Fully Latched Logic with Double Pulse Suppression
- Pulse-by-Pulse Current Limiting
- Soft Start/Max. Duty Cycle Control
- Under-Voltage Lockout with Hysteresis
- Low Start Up Current (1.1mA)
- Trimmed Bandgap Reference (5.1V ±1%)
UC3823 芯片订购指南
| 器件 |
状态 |
温度 (oC) |
价格（美元） |
封装 | 引脚 |
封装数量 | 封装载体 |
丝印标记 |
| UC3823DW |
ACTIVE |
0 to 70 |
2.10 | 1ku |
SOIC (DW) | 16 |
40 | TUBE |
UC3823DW |
| UC3823DWG4 |
ACTIVE |
0 to 70 |
2.10 | 1ku |
SOIC (DW) | 16 |
40 | TUBE |
UC3823DW |
| UC3823DWTR |
ACTIVE |
0 to 70 |
1.60 | 1ku |
SOIC (DW) | 16 |
2000 | LARGE T&R |
UC3823DW |
| UC3823DWTRG4 |
ACTIVE |
0 to 70 |
1.60 | 1ku |
SOIC (DW) | 16 |
2000 | LARGE T&R |
UC3823DW |
| UC3823N |
ACTIVE |
0 to 70 |
1.75 | 1ku |
PDIP (N) | 16 |
25 | TUBE |
UC3823N |
| UC3823NG4 |
ACTIVE |
0 to 70 |
1.75 | 1ku |
PDIP (N) | 16 |
25 | TUBE |
UC3823N |
| UC3823Q |
ACTIVE |
0 to 70 |
2.10 | 1ku |
PLCC (FN) | 20 |
46 | TUBE |
UC3823Q |
| UC3823QG3 |
ACTIVE |
0 to 70 |
2.10 | 1ku |
PLCC (FN) | 20 |
46 | TUBE |
UC3823Q |
| UC3823QTR |
ACTIVE |
0 to 70 |
1.60 | 1ku |
PLCC (FN) | 20 |
1000 | LARGE T&R |
UC3823Q |
| UC3823QTRG3 |
ACTIVE |
0 to 70 |
1.60 | 1ku |
PLCC (FN) | 20 |
1000 | LARGE T&R |
UC3823Q |
UC3823 质量与无铅数据
| 器件 |
环保计划* |
铅/焊球涂层 |
MSL 等级/回流焊峰 |
环保信息与无铅 (Pb-free) |
DPPM / MTBF / FIT 率 |
| UC3823DW |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-2-260C-1 YEAR |
|
UC3823DW |
| UC3823DWG4 |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-2-260C-1 YEAR |
UC3823DWG4 |
UC3823DWG4 |
| UC3823DWTR |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-2-260C-1 YEAR |
|
UC3823DWTR |
| UC3823DWTRG4 |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
Level-2-260C-1 YEAR |
UC3823DWTRG4 |
UC3823DWTRG4 |
| UC3823N |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
N/A for Pkg Type |
|
UC3823N |
| UC3823NG4 |
Green (RoHS & no Sb/Br) |
CU NIPDAU |
N/A for Pkg Type |
UC3823NG4 |
UC3823NG4 |
| UC3823Q |
Green (RoHS & no Sb/Br) |
CU SN |
Level-2-260C-1 YEAR |
|
UC3823Q |
| UC3823QG3 |
Green (RoHS & no Sb/Br) |
CU SN |
Level-2-260C-1 YEAR |
|
UC3823QG3 |
| UC3823QTR |
Green (RoHS & no Sb/Br) |
CU SN |
Level-2-260C-1 YEAR |
|
UC3823QTR |
| UC3823QTRG3 |
Green (RoHS & no Sb/Br) |
CU SN |
Level-2-260C-1 YEAR |
|
UC3823QTRG3 |
UC3823 应用技术支持与电子电路设计开发资源下载
- UC3823 数据资料 dataSheet 下载.PDF
- TI 德州仪器AC/DC 和 DC/DC 电源产品选型与价格参考 . xls
- Dual MOSFET Driver
(PDF 498 KB)
- 标准线性产品交叉参考 (Rev. D)
(PDF 1058 KB)
- 模数规格和性能特性术语表 (Rev. A) (PDF 1993 KB)
- 所选封装材料的热学和电学性质 (PDF 645 KB)
- 高速数据转换 (PDF 1967 KB)
- Shelf-Life Evaluation of Lead-Free Component Finishes (PDF
1305 KB)
- Analog-to-Digital Converter Grounding Practices Affect System
Performance (PDF 56 KB)
- Principles of Data Acquisition and Conversion (PDF 50 KB)
- Interleaving Analog-to-Digital Converters (PDF 64 KB)
- What
Designers Should Know About Data Converter Drift (PDF 95 KB)
- Giving Delta-Sigma Converters a Gain Boost with a Front End
Analog Gain Stage (PDF 70 KB)
- Programming Tricks for Higher Conversion Speeds Utilizing Delta
Sigma Converters (PDF 105 KB)
UC3823 工具与软件
