# SN54ALS874B, SN74ALS874B, SN74ALS876A SN74AS874, SN74AS876 DUAL 4-BIT D-TYPE EDGE-TRIGGERED FLIP-FLOPS

SDAS061C - APRIL 1982 - REVISED JANUARY 1995

- 3-State Buffer-Type Outputs Drive Bus Lines Directly
- Bus-Structured Pinout
- Choice of True or Inverting Logic
  - SN54ALS874B, SN74ALS874B, SN74AS874 Have True Outputs
  - SN74ALS876A, SN74AS876 Have Inverting Outputs
- Asynchronous Clear
- Package Options Include Plastic Small-Outline (DW) Packages, Plastic (FN) and Ceramic (FK) Chip Carriers, and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs


## description

These dual 4-bit D-type edge-triggered flip-flops feature 3-state outputs designed specifically as bus drivers. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The edge-triggered flip-flops enter data on the low-to-high transition of the clock (CLK) input. The SN54ALS874B, SN74ALS874B, and SN74AS874 have clear ( $\overline{\text{CLR}}$ ) inputs and noninverting Q outputs. The SN74ALS876A and SN74AS876 have preset  $\overline{(PRE)}$  inputs and inverting  $\overline{Q}$  outputs; taking  $\overline{PRE}$  low causes the four Q or  $\overline{Q}$  outputs to go low independently of the clock.

The SN54ALS874B is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C. The SN74ALS874B, SN74ALS876A, SN74AS874, and SN74AS876 devices are characterized for operation from 0°C to 70°C.

#### SN54ALS874B . . . JT PACKAGE SN74ALS874B, SN74AS874 . . . DW OR NT PACKAGE (TOP VIEW)



# SN54ALS874B . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

# SN74ALS876A, SN74AS876 . . . DW OR NT PACKAGE (TOP VIEW)

	•	•	
1PRE	<sub>1</sub> U	24	v <sub>cc</sub>
10E	2	23	] 1CLK
1D1 [	3	22	] 1Q1
1D2 [	4	21	1Q2
1D3 [	5	20	1Q3
1D4 [	6	19	1Q4
2D1 [	7	18	2 <mark>Q</mark> 1
2D2 [	8	17	2 <mark>Q</mark> 2
2D3 [	9	16	2 <mark>Q</mark> 3
2D4 [	10	15	2Q4
20E [	11	14	]2CLK
GND[	12	13	]2PRE

TEXAS

TEXAS

TEXAS

TEXAS

TOTAL

TEXAS

#### **Function Tables**

# SN54ALS874B, SN74ALS874B, SN74AS874 (each flip-flop)

	INP	OUTPUT		
OE	CLR	CLK	D	Q
L	L	Х	Χ	L
L	Н	$\uparrow$	Н	Н
L	Н	$\uparrow$	L	L
L	Н	L	Χ	Q <sub>0</sub> Z
Н	X	X	Χ	Z


# SN74ALS876A, SN74AS876 (each flip-flop)

	INP	OU <u>T</u> PUT		
ŌĒ	PRE	CLK	D	Ια
L	L	Х	Χ	L
L	Н	$\uparrow$	Н	L
L	Н	$\uparrow$	L	Н
L	Н	L	Χ	Q <sub>0</sub> Z
Н	X	X	Χ	Z

# logic symbols†

## SN54ALS874B, SN74ALS874B, SN74AS874

# SN74ALS876A, SN74AS876




<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages.




SDAS061C - APRIL 1982 - REVISED JANUARY 1995

## logic diagrams (positive logic)

# SN54ALS874B, SN74ALS874B, SN74AS874 (each quad flip-flop)



# SN74ALS876A, SN74AS876 (each quad flip-flop)



Pin numbers shown are for the DW, JT, and NT packages.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub>			
Input voltage, V <sub>I</sub>			7 V
Voltage applied to a disabled 3-state outp			
Operating free-air temperature range, TA:	SN54ALS874B		55°C to 125°C
	SN74ALS874B, SN74A	LS876A	0°C to 70°C
Storage temperature range			35°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# SN54ALS874B, SN74ALS874B, SN74ALS876A SN74AS874, SN74AS876 DUAL 4-BIT D-TYPE EDGE-TRIGGERED FLIP-FLOPS

SDAS061C - APRIL 1982 - REVISED JANUARY 1995

#### recommended operating conditions

			SNS	54ALS87	'4B	SN74ALS874B SN74ALS876A		UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
$V_{IL}$	Low-level input voltage				0.7			0.8	V
lOH	High-level output current				-1			-2.6	mA
lOL	Low-level output current				12			24	mA
fclock	Clock frequency		0		25	0		30	MHz
		PRE or CLR low	15			10			
t <sub>w</sub>	Pulse duration	CLK high	20			16.5			ns
		CLK low	20			16.5			
		Data	15			15			
t <sub>su</sub>	Setup time before CLK↑	PRE or CLR inactive	15			10			ns
t <sub>h</sub>	Hold time, data after CLK↑		4			0			ns
T <sub>A</sub>	Operating free-air temperature		-55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		AMETER TEST CONDITIONS		SN5	SN54ALS874B			4ALS87 4ALS87		UNIT
				MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	
VIK		$V_{CC} = 4.5 \text{ V},$	I <sub>I</sub> = –18 mA			-1.2			-1.2	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -2			V <sub>CC</sub> -2	!		
Vон		V 45V	I <sub>OH</sub> = -1 mA	2.4	3.3					V
		V <sub>CC</sub> = 4.5 V	$I_{OH} = -2.6 \text{ mA}$				2.4	3.2		
V		V 45V	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	V
V <sub>OL</sub>		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 24 mA					0.35	0.5	V
lozh		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			20			20	μΑ
lozL		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.4 V			-20			-20	μΑ
lį		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA
I <sub>IH</sub>		$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 2.7 V			20			20	μΑ
I <sub>IL</sub>		$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 0.4 V			-0.2			-0.2	mA
lo <sup>‡</sup>		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-20		-112	-30		-112	mA
			Outputs high		14	21		14	21	
	'ALS874B	V <sub>CC</sub> = 5.5 V	Outputs low		19	30		19	30	
ICC			Outputs disabled		20	32		20	32	A
	SN74ALS876A		Outputs high					14	21	mA
		V <sub>CC</sub> = 5.5 V	Outputs low					18	29	
			Outputs disabled					20	31	

 $<sup>\</sup>overline{\dagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.



<sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

# SN54ALS874B, SN74ALS874B, SN74ALS876A SN74AS874, SN74AS876 DUAL 4-BIT D-TYPE EDGE-TRIGGERED FLIP-FLOPS

SDAS061C - APRIL 1982 - REVISED JANUARY 1995

## switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>L</sub> : R1 : R2 :	c = 4.5  V = 50 pF, = 500 $\Omega$ , = 500 $\Omega$ , = MIN to			UNIT
			SN54AL	S874B	SN74AL	S874B	
			MIN	MAX	MIN	MAX	
fmax			25		30		MHz
t <sub>PLH</sub>	OL I/	A O	4	18	4	14	
<sup>t</sup> PHL	CLK	Any Q	4	16	4	14	ns
t <sub>PHL</sub>	CLR	Any Q	5	23	5	17	ns
<sup>t</sup> PZH	ŌĒ	A O	4	24	4	18	
t <sub>PZL</sub>	OE	Any Q	4	21	4	18	ns
<sup>t</sup> PHZ	ŌĒ	Any Q	2	15	2	10	ns
t <sub>PLZ</sub>		Ally Q	3	22	3	12	115

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

## switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5$ $^{\circ}$ $C_L = 50$ pF R1 = 500 $\Omega$ R2 = 500 $\Omega$ $T_A = MIN$ to SN74AL	; e, o MAX†	UNIT
			MIN	MAX	
fmax			30		MHz
<sup>t</sup> PLH	CL I/	A =	4	14	
<sup>t</sup> PHL	CLK	Any Q	4	14	ns
<sup>t</sup> PHL	PRE	Any Q	6	19	ns
<sup>t</sup> PZH	ŌĒ	A =	4	18	
t <sub>PZL</sub>	OE	Any Q	4	18	ns
<sup>t</sup> PHZ	ŌĒ	Any Q	2	10	ne
tPLZ	OE .	Any Q	3	13	ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V <sub>CC</sub> 7 V
Input voltage, V <sub>I</sub>
Operating free-air temperature range, T <sub>A</sub> : SN74AS874, SN74AS876
Storage temperature range

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



# **SN54ALS874B, SN74ALS874B, SN74ALS876A** SN74AS874, SN74AS876 DUAL 4-BIT D-TYPE EDGE-TRIGGERED FLIP-FLOPS SDASO61C - APRIL 1982 - REVISED JANUARY 1995

## recommended operating conditions

			SI	SN74AS874 SN74A		174AS87	6	LIAUT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
loh	High-level output current				-15			-15	mA
l <sub>OL</sub>	Low-level output current				48			48	mA
f <sub>clock</sub>	Clock frequency		0		125	0		80	MHz
		PRE or CLR low	2			4.5			
t <sub>w</sub>	Pulse duration	CLK high	3			6.2			ns
		CLK low	4			6.2			
		Data	2			4.5			
t <sub>su</sub>	Setup time before CLK↑	PRE or CLR inactive	4			5			ns
t <sub>h</sub>	Hold time, data after CLK↑		1			2			ns
TA	Operating free-air temperature	·	0		70	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CON	DITIONS	_	74AS87 74AS87		UNIT
				MIN	TYP <sup>†</sup>	MAX	
VIK		V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = –18 mA			-1.2	V
.,		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$	V <sub>CC</sub> -2			.,
VOH		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -15 mA	2.4	3.3		V
VOL		V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 48 mA		0.35	0.5	V
lozh		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			50	μΑ
lozL		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.4 V			-50	μΑ
II		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1	mA
lіН		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20	μΑ
	D		V 04V			-2	
ΊL	All others	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 0.4 V			-0.5	mA
lo <sup>‡</sup>		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-30		-112	mA
			Outputs high		82	133	
	SN74AS874	$V_{CC} = 5.5 V$	Outputs low		92	149	
la a		O	Outputs disabled		100	160	A
ICC	SN74AS876 V <sub>CC</sub> = 5.5 V		Outputs high		88	142	mA
		$V_{CC} = 5.5 V$	Outputs low		94	150	
			Outputs disabled		100	160	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>&</sup>lt;sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.

# SN54ALS874B, SN74ALS874B, SN74ALS876A SN74AS874, SN74AS876 DUAL 4-BIT D-TYPE EDGE-TRIGGERED FLIP-FLOPS SDAS061C - APRIL 1982 - REVISED JANUARY 1995

# switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 4.5 C <sub>L</sub> = 50 pF R1 = 500 Ω R2 = 500 Ω T <sub>A</sub> = MIN t	; o, o Max†	UNIT
			MIN	MAX	
fmax			125		MHz
t <sub>PLH</sub>	011/		3	8.5	
t <sub>PHL</sub>	CLK	Any Q	4	10.5	ns
<sup>t</sup> PHL	CLR	Any Q	4	9.5	ns
<sup>t</sup> PZH	<del></del>		2	7	
t <sub>PZL</sub>	ŌĒ	Any Q	3	10.5	ns
<sup>t</sup> PHZ	ŌĒ	Any Q	2	6	200
t <sub>PLZ</sub>	OE Any Q		2	7.5	ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


# switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	$\begin{array}{c} \text{V}_{\text{CC}} = 4.5 \text{ V to } 5.5 \\ \text{C}_{\text{L}} = 50 \text{ pF}, \\ \text{R1} = 500 \ \Omega, \\ \text{R2} = 500 \ \Omega, \\ \text{T}_{\text{A}} = \text{MIN to MAX}^{\dagger} \\ \\ \text{SN74AS876} \end{array}$		; e, o MAX†	UNIT	
			MIN	MAX		
fmax			80		MHz	
<sup>t</sup> PLH	- CLK	A =	3	8.5	ns	
<sup>t</sup> PHL		Any Q	4	10.5		
t <sub>PHL</sub>	PRE	Any Q	4	9.5	ns	
<sup>t</sup> PZH	ŌĒ	, =	2	7		
t <sub>PZL</sub>		Any Q	3	11	ns	
<sup>t</sup> PHZ	ŌĒ	Any Q	2	7	ne	
tPLZ	OE .	Any Q	2	7	ns	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

SDAS061C - APRIL 1982 - REVISED JANUARY 1995

# PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
  - D. All input pulses have the following characteristics: PRR  $\leq$  1 MHz,  $t_f = t_f = 2$  ns, duty cycle = 50%.
  - E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms





# **PACKAGE OPTION ADDENDUM**

www.ti.com 11-Nov-2009

## **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
84010013A	ACTIVE	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type
8401001KA	OBSOLETE	CFP	W	24		TBD	Call TI	Call TI
8401001LA	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type
SN54ALS874BJT	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type
SN74ALS874BDW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS874BDWE4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS874BDWG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS874BDWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS874BDWRE4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS874BDWRG4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS874BNT	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74ALS874BNTE4	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74ALS876ADW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS876ADWE4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS876ADWG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS876ANT	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74ALS876ANTE4	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74AS874DW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AS874DWE4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AS874DWG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AS874NT	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74AS874NTE4	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74AS876DW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AS876DWE4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AS876DWG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AS876NT	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74AS876NTE4	ACTIVE	PDIP	NT	24	15	Pb-Free	CU NIPDAU	N / A for Pkg Type



#### PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2009

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing		kage Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
						(RoHS)		
SNJ54ALS874BFK	ACTIVE	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54ALS874BJT	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 29-Jul-2009


### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO BO Cavity AO

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	o roron man or me commer tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALS874BDWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1



# PACKAGE MATERIALS INFORMATION

29-Jul-2009 www.ti.com




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74ALS874BDWR	SOIC	DW	24	2000	346.0	346.0	41.0	

#### FK (S-CQCC-N\*\*)

#### **28 TERMINAL SHOWN**

#### **LEADLESS CERAMIC CHIP CARRIER**




- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a metal lid.
  - D. The terminals are gold plated.
  - E. Falls within JEDEC MS-004



NT (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

24 PINS SHOWN




NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

The 28 pin end lead shoulder width is a vendor option, either half or full width.

#### W (R-GDFP-F24)

#### **CERAMIC DUAL FLATPACK**




- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Falls within MIL-STD-1835 GDFP2-F24 and JEDEC MO-070AD
  - E. Index point is provided on cap for terminal identification only.



# DW (R-PDSO-G24)

# PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.

#### JT (R-GDIP-T\*\*)

#### 24 LEADS SHOWN

#### **CERAMIC DUAL-IN-LINE**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications **Products Amplifiers** Audio www.ti.com/audio amplifier.ti.com Data Converters Automotive dataconverter.ti.com www.ti.com/automotive **DLP® Products** www.dlp.com Broadband www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface interface.ti.com www.ti.com/military Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt Security www.ti.com/security power.ti.com Microcontrollers microcontroller.ti.com Telephony www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated