






ARTWORK, ROHS COMPLIANT, ML505 VIRTEX-5 LX EVALUATION PLATFORM, 1280415
ARTMASTER # 0531630
Designed by Xilinx Oct 04 2006
LAYER: 01 OF 25 L1 TOP


www.BDTIC.com/XILINX



ARTWORK, ROHS COMPLIANT, ML505 VIRTEX-5 LX EVALUATION PLATFORM, 1280415
ARTMASTER # 0531630
Designed by Xilinx Oct 04 2006
LAYER: 02 OF 25 L2_PWR


www.BDTIC.com/XILINX






ARTWORK, ROHS COMPLIANT, ML505 VIRTEX-5 LX EVALUATION PLATFORM, 1280415
ARTMASTER # 0531630
Designed by Xilinx Oct 04 2006
LAYER: 04 OF 25 L4 SIG

www.BDTIC.com/XILINX




ARTWORK, ROHS COMPLIANT, ML505 VIRTEX-5 LX EVALUATION PLATFORM, 1280415
ARTMASTER # 0531630
Designed by Xilinx Oct 04 2006
LAYER: 05 OF 25 L5 SIG

www.BDTIC.com/XILINX




ARTWORK, ROHS COMPLIANT, ML505 VIRTEX-5 LX EVALUATION PLATFORM, 1280415
ARTMASTER # 0531630
Designed by Xilinx Oct 04 2006
LAYER: 06 OF 25 L6 GND

www.BDTIC.com/XILINX




ARTWORK, ROHS COMPLIANT, ML505 VIRTEX-5 LX EVALUATION PLATFORM, 1280415
ARTMASTER # 0531630
Designed by Xilinx Oct 04 2006
LAYER: 07 OF 25 L7 SIG

www.BDTIC.com/XILINX




ARTWORK, ROHS COMPLIANT, ML505 VIRTEX-5 LX EVALUATION PLATFORM, 1280415
ARTMASTER # 0531630
Designed by Xilinx Oct 04 2006
LAYER: 08 OF 25 L8 SIG

www.BDTIC.com/XILINX




ARTWORK, ROHS COMPLIANT, ML505 VIRTEX-5 LX EVALUATION PLATFORM, 1280415
ARTMASTER # 0531630
Designed by Xilinx Oct 04 2006
LAYER: 09 OF 25 L9 GND

www.BDTIC.com/XILINX




ARTWORK, ROHS COMPLIANT, ML505 VIRTEX-5 LX EVALUATION PLATFORM, 1280415
ARTMASTER # 0531630
Designed by Xilinx Oct 04 2006
LAYER: 10 OF 25 L10 SIG

www.BDTIC.com/XILINX




ARTWORK, ROHS COMPLIANT, ML505 VIRTEX-5 LX EVALUATION PLATFORM, 1280415
ARTMASTER # 0531630
Designed by Xilinx Oct 04 2006
LAYER: 11 OF 25 L11_PWR

www.BDTIC.com/XILINX




ARTWORK, ROHS COMPLIANT, ML505 VIRTEX-5 LX EVALUATION PLATFORM, 1280415
ARTMASTER # 0531630
Designed by Xilinx Oct 04 2006
LAYER: 12 OF 25 L12 GND

www.BDTIC.com/XILINX




ARTWORK, ROHS COMPLIANT, ML505 VIRTEX-5 LX EVALUATION PLATFORM, 1280415
ARTMASTER # 0531630
Designed by Xilinx Oct 04 2006
LAYER: 13 OF 25 L13 GND

www.BDTIC.com/XILINX



ARTWORK, ROHS COMPLIANT, ML505 VIRTEX-5 LX EVALUATION PLATFORM, 1280415
ARTMASTER # 0531630
Designed by Xilinx Oct 04 2006
LAYER: 14 OF 25 L14 BOTTOM

www.BDTIC.com/XILINX



ARTWORK, ROHS COMPLIANT, ML505 VIRTEX-5 LX EVALUATION PLATFORM, 1280415


ARTMASTER # 0531630

Designed by Xilinx Oct 04 2006

LAYER:

19 OF 25 SILK-SCREEN TOP

www.BDTIC.com/XILINX




ARTWORK, ROHS COMPLIANT, ML505 VIRTEX-5 LX EVALUATION PLATFORM, 1280415


ARTMASTER # 0531630

Designed by Xilinx Oct 04 2006

LAYER: 20 OF 25 SILK_SCREEN_BOTTOM


www.BDTIC.com/XILINX






ARTWORK, ROHS COMPLIANT, ML505 VIRTEX-5 LX EVALUATION PLATFORM, 1280415
ARTMASTER # 0531630
Designed by Xilinx Oct 04 2006
LAYER: 16 OF 25 MASK BOTTOM


www.BDTIC.com/XILINX



ARTWORK, ROHS COMPLIANT, ML505 VIRTEX-5 LX EVALUATION PLATFORM, 1280415
ARTMASTER # 0531630
Designed by Xilinx Oct 04 2006
LAYER: 17 OF 25 PASTE TOP

www.BDTIC.com/XILINX






ARTWORK, ROHS COMPLIANT, ML505 VIRTEX-5 LX EVALUATION PLATFORM, 1280415

ARTMASTER # 0531630

Designed by Xilinx Oct 04 2006

LAYER: 22 OF 25 ASSY TOP

www.BDTIC.com/XILINX




ARTWORK, ROHS COMPLIANT, ML505 VIRTEX-5 LX EVALUATION PLATFORM, 1280415

ARTMASTER # 0531630

Designed by Xilinx Oct 04 2006

LAYER: 22 OF 25 ASSY TOP
19 OF 25 SILK-SCREEN TOP

www.BDTIC.com/XILINX



ARTWORK, ROHS COMPLIANT, ML505 VIRTEX-5 LX EVALUATION PLATFORM, 1280415
ARTMASTER # 0531630
Designed by Xilinx Oct 04 2006
LAYER: 23 OF 25 ASSY BOTTOM
20 OF 25 SILK SCREEN BOTTOM

1

2

5

6

7

8

REV 01

THE INFORMATION IN THIS DRAWING IS THE SOLE PROPERTY OF THE XILINX CORPORATION. ANY REPRODUCTION IN PART OR WHOLE WITHOUT THE WRITTEN PERMISSION OF XILINX CORPORATION, IS PROHIBITED

NOTES:

1. FABRICATE TO IPC-A-600,CURRENT REVISION.

2. BOARD SHALL MEET THE INSPECTION CRITERIA OF IPC-A-600,CLASS 2,CURRENT REVISION.

3. MATERIAL: HIGH TEMP FR4 Tg160C OR GREATER

4. WEIGHT OF ALL COPPER LAYERS SHALL NOT BE LESS 0.5 OZ. PER SQUARE FOOT.

5. IMPEDANCE TOLERANCE+/- 10%

6. APPLY SOLDER MASK OVER BARE COPPER(SMBOC) IAW IPC-SM-840,BOTH SIDES,USING LPI,COLOR GREEN

7. FINISH: GOLD IMMERSION.

8. SILKSCREEN TOP SIDE/BOTH SIDES WITH NON-CONDUCTIVE EPOXY BASED INK. COLOR SHALL BE WHITE A CONTRASTING INK WITH RESPECT TO SOLDER MASK COLOR. DISTORTION OF SILKSCREEN IS ACCEPTABLE OVER TRACES. EPOXY INK ON PLATED LANDS IS NOT ACCEPTABLE.

9. VENDOR LOGO AND DATE CODE TO BE MAKED FAR SIDE. MAXIMUM HEIGHT .12 INCHES.

10. 100% ELECTRICAL TEST REQUIRED FOR CONTINUITY. BOARD SHALL HAVE A UL RATING OF 94V-0. UL SYMBOL AND RATING SHAL BE MARKED FAR SIDE.

11. REMOVE ALL UNUSED PADS FROM INTERNAL LAYERS.

12. SOLDER MASK FOLLOW GERBER DATA FOR TOP & BOTTOM SIDE.

13. SOLDER MASK REGISTRATION TO BE WITHIN DIAMETRICAL TRUE POSITION OF + / - 0.002 WITH APPLICABLE HOLE / PAD.

14. 274X GERBERS/ODB++ USED FOR FAB MUST BE VERIFIED AGAINST THE PROVIDED IPC356 NETLIST.

15. USE ARTMASTER # 0531573

DRILL CHART (TOL ± +/- 3 mils)

ALL UNITS ARE IN MILS

FIGURE	SIZE	TOLERANCE	PLATED	QTY	ADDITIONAL
-	10.0	+ 0/- 10	PLATED	2502	MAY BE PLUGGED
+	10.0	+ 0/- 10	PLATED	2209	MAY BE PLUGGED
	12.0	+ 0/- 12	PLATED	38	MAY BE PLUGGED
-	15.748	+/- 3	PLATED	24	
•	25.98	+/- 3	PLATED	6	
•	27.559	+/- 3	PLATED	2	
•	27.949	+/- 3	PLATED	4	
•	30.0	+/- 3	PLATED	14	
•	31.5	+/- 3	PLATED	9	
■	32.0	+/- 3	PLATED	5	
●	32.0	+/- 3	PLATED	8	
+	33.0	+/- 3	PLATED	1	
•	33.858	+/- 3	PLATED	24	
c	35.0	+/- 3	PLATED	2	
+	35.0	+/- 3	PLATED	9	
●	35.0	+/- 3	PLATED	1	
•	35.429	+/- 3	PLATED	12	
o	36.0	+/- 3	PLATED	1	
•	36.22	+/- 3	PLATED	4	
⊙	40.0	+/- 3	PLATED	15	
+	40.0	+/- 3	PLATED	336	
△	40.0	+/- 3	PLATED	1	
•	41.0	+/- 3	PLATED	10	
o	43.0	+/- 3	PLATED	15	
o	53.15	+/- 3	PLATED	4	
o	53.15	+/- 3	PLATED	4	
■	54.0	+/- 3	PLATED	2	
+	55.0	+/- 3	PLATED	32	
+	60.0	+/- 3	PLATED	8	
o	62.988	+/- 3	PLATED	2	
+	70.0	+/- 3	PLATED	4	
v	73.0	+/- 3	PLATED	5	
●	74.799	+/- 3	PLATED	12	
■	85.0	+/- 3	PLATED	2	
■	90.551	+/- 3	PLATED	8	
-	122.051	+/- 3	PLATED	2	
⊙	123.11	+/- 3	PLATED	2	
○	125.0	+/- 3	PLATED	6	
⊙	160.0	+/- 3	PLATED	1	
•	33.071	+/- 3	NON-PLATED	1	
•	33.461	+/- 3	NON-PLATED	2	
•	37.402	+/- 3	NON-PLATED	9	
•	39.37	+/- 3	NON-PLATED	2	
■	43.311	+/- 3	NON-PLATED	2	
◆	47.0	+/- 3	NON-PLATED	2	
•	55.118	+/- 3	NON-PLATED	2	
•	59.059	+/- 3	NON-PLATED	1	
+	61.0	+/- 3	NON-PLATED	2	
■	62.988	+/- 3	NON-PLATED	2	
•	63.39	+/- 3	NON-PLATED	8	
o	67.0	+/- 3	NON-PLATED	2	
■	82.681	+/- 3	NON-PLATED	1	
●	87.0	+/- 3	NON-PLATED	2	
≠	94.0	+/- 3	NON-PLATED	1	
○	127.949	+/- 3	NON-PLATED	2	
•	47.24x39.37		PLATED	1	
•	62.988x39.37		PLATED	2	
⊗	118.11x39.37		PLATED	1	
⊗	118.11x39.37		PLATED	1	
⊗	127.949x39.37		PLATED	2	
⊗	137.799x39.37		PLATED	1	

TOP SIDE

↑

↓

LAYER 1 (L1_TOP)

LAYER 2 (L2_PWR)

LAYER 3 (L3_GND)

LAYER 4 (L4_SIG)

LAYER 5 (L5_SIG)

LAYER 6 (L6_GND)

LAYER 7 (L7_SIG)

LAYER 8 (L8_SIG)

LAYER 9 (L9_GND)

LAYER 10 (L10_SIG)

LAYER 11 (L11_SIG)

LAYER 12 (L12_GND)

LAYER 13 (L13_PWR)

LAYER 14 (L14_BOTTOM)

←1/2 OZ CU

←.003"

←1/2 OZ CU

←.003"

←1/2 OZ CU

←.004"

←1/2 OZ CU

←.005"

←1/2 OZ CU

←.004"

←1/2 OZ CU

←.004"

←1/2 OZ CU

←.005"

←1/2 OZ CU

←.004"

←1/2 OZ CU

←.003"

←1/2 OZ CU

←.003"

SCALE: NONE

3

LINE WIDTH IMPEDANCE CHART FOR REFERENCE

LAYER	SINGLE ENDED LINE WIDTH	DIFF LINE WIDTH	SPACE CENTER 2 CENTER	SINGLE	DIFF
L1,L14	5.5 MILS	4.5 MILS	10.5 MILS	50-55 OHMS	100 OHMS
INNER	4.5 MILS	4.5 MILS	10.5 MILS	50-55 OHMS	100 OHMS

UNLESS OTHERWISE SPECIFIED ALL DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONS DECIMALS ANGLES ± .XX ± .02 ± 1° ± .XXX ± .010

CAD GENERATED DRAWING. DO NOT MANUALLY UPDATE APPROVALS DATE

DRAWN WHIZZ

CHECKED

RES ENG

MFG ENG

QUAL ENG

APPROVED

DO NOT SCALE DRAWING

XILINX® 2100 LOGIC DRIVE SAN JOSE, CALIFORNIA 95124

TITLE PCB, ROHS COMPLIANT, ML505 VIRTEX-5 LX EVALUATION PLATFORM

SIZE FSCM NO. B DWG NO. 1280415 REV. 01

SCALE 1 : 1 SHEET 1 OF 1

ARTWORK, ROHS COMPLIANT, ML505 VIRTEX-5 LX EVALUATION PLATFORM, 1280415 ARTMASTER # 0531630 Designed by Xilinx Oct 04 2006 LAYER: 21 OF 25 FAB_DWG

1

2

5

6

7

8

www.BDTIC.com/XILINX