

D

D

C


C

B


B


A

A



Title: ML505/6/7 Block Diagram SCHEM, ROHS COMPLIANT ML505/6/7 VIRTEX-5 EVALUATION PLATFORM, 1280415 0381241	
Date: 1-22-2008_14:51	Ver: A
Sheet Size: B	Rev: 02
Sheet 1 of 27	Drawn By BP





D

C

B






A

D

C

B

A







Banks 11,12,13
Sys ACE, XGI,
PHY, LCD



Title: Banks 11,12,13Sys ACE, XGI, PHY, LCD SCHEM, ROHS COMPLIANT ML505/6/7 VIRTEX-5 EVALUATION PLATFORM, 1280415 0381241		
Date: 1-22-2008_14:51	Ver: A	
Sheet Size: B	Rev: 02	
Sheet 4 of 27	Drawn By BP	


Unused banks on the LX50T and SX50T




Banks 15, 17
VGA, IIC, PHY
SRAM, FLASH, GPIO

		
Title: Banks 11,12,13,VGA, IIC, PHY, SRAM, GPIO SCHEM, ROHS COMPLIANT ML505/6/7 VIRTEX-5 EVALUATION PLATFORM, 1280415 0381241		
Date:	1-22-2008_14:51	Ver: A
Sheet Size: B		Rev: 02
Sheet	5 of 27	Drawn By BP





System Monitor Header



Rechargeable Battery



FPGA AVDD Select










Power and Misc FPGA Banks
VCCINT, VCCAUX, NCs, GND
Battery and System Monitor



Title: FPGA Misc, VCCINT, VCCAUX, GND, Sys Mon
SCHEM, ROHS COMPLIANT
ML505/6/7 VIRTEX-5 EVALUATION PLATFORM, 1280415
0381241

Date:	1-22-2008_14:51	Ver:	A
Sheet Size:	B	Rev:	02
Sheet	6 of 27	Drawn By	BP





Misc Config

Platform Flash, SPI Flash




Title: Misc Config, Platform Flash, SPI Flash
SCHEM, ROHS COMPLIANT
ML505/6/7 VIRTEX-5 EVALUATION PLATFORM, 1280415
0381241

Date:	1-22-2008_14:51	Ver:	A
-------	-----------------	------	---

Sheet Size: B	Rev: 02
---------------	---------

Sheet	8 of 27	Drawn By	BP
-------	-----------------------	----------	----



D

C

B




A

D



C

B

A




Edge Drive Jog Encoder Switch




GPIO - Buttons, LEDs, Switches

Title: GPIO Buttons, LEDs, Switches SCHEM, ROHS COMPLIANT ML505/6/7 VIRTEX-5 EVALUATION PLATFORM, 1280415 0381241		
Date: 1-22-2008_14:51	Ver: A	
Sheet Size: B	Rev: 02	
Sheet 10 of 27	Drawn By BP	


XGI Expansion Interface




SoftTouch Pro



Mictor



BDM







XGI - Expansion Connector




Title: XGI - Expansion Headers
SCHEM, ROHS COMPLIANT
ML505/6/7 VIRTEX-5 EVALUATION PLATFORM, 1280415
0381241

Date: 1-22-2008_14:51 Ver: A
Sheet Size: B Rev: 02
Sheet 11 of 27 Drawn By BP


DTE (Serial Host)



IIC Fan controller



IIC EEPROM




Misc - LCD, PS2, UART, Fan Controller





Title: LCD, PS2, UART, IIC EEPROM, IIC Fan Controller
SCHEM, ROHS COMPLIANT
ML505/6/7 VIRTEX-5 EVALUATION PLATFORM, 1280415
0381241

Date: 1-22-2008_14:55	Ver: A
Sheet Size: B	Rev: 02
Sheet 12 of 27	Drawn By BP














IIC Address = 0x4C

Title: VGA In Codec
SCHEM, ROHS COMPLIANT
ML505/6/7 VIRTEX-5 EVALUATION PLATFORM, 1280415
0381241

Date:	1-22-2008_14:51	Ver:	A
Sheet Size:	B	Rev:	02
Sheet	17 of 27	Drawn By	BP





(DIE UP)



USB Controller




Title: USB Controller
SCHEM, ROHS COMPLIANT
ML505/6/7 VIRTEX-5 EVALUATION PLATFORM, 1280415
0381241

Date: 1-22-2008_14:51 Ver: A

Sheet Size: B	Rev: 02
---------------	---------

Sheet	19 of 27	Drawn By	BP
-------	------------------------	----------	----

The burst order mode of the SRAM is set to "Linear" by default



Memory:
Synchronous SRAM,
Strata FLASH



Title: Sync. SRAM, FLASH
SCHEM, ROHS COMPLIANT
ML505/6/7 VIRTEX-5 EVALUATION PLATFORM, 1280415
0381241

Date:	1-22-2008_14:51	Ver:	A
Sheet Size:	B	Rev:	02
Sheet	20 of 27	Drawn By	BP

D

C

B


A

D

C

B


A










CPLD - Misc
signal control



Title: CPLD - Misc signal control SCHEM, ROHS COMPLIANT ML505/6/7 VIRTEX-5 EVALUATION PLATFORM, 1280415 0381241		
Date: 1-22-2008_14:51	Ver: A	
Sheet Size: B	Rev: 02	
Sheet 21 of 27	Drawn By BP	





Title: MGT Connectors SCHEM, ROHS COMPLIANT ML505/6/7 VIRTEX-5 EVALUATION PLATFORM, 1280415 0381241	
Date: 1-22-2008_14:51	Ver: A
Sheet Size: B	Rev: 02
Sheet 23 of 27	Drawn By BF

MGT PLL Regulator


Voltage Output Settings

LXT & SXT (ML505/6)
AVCC_PLL = 1.2V @ 3A


R176 = 2.43K 1%
R177 = 4.99K 1%

FXT Only (ML507)
AVCC_PLL = 1.0V @ 3A


R176 = 1.13K 1%
R177 = 4.53K 1%




MGT VTT Regulator



MGT AVCC Regulator




MGT RXC Regulator




MGT Power Supplies

Title: MGT Power Supplies SCHEM, ROHS COMPLIANT ML505/6/7 VIRTEX-5 EVALUATION PLATFORM, 1280415 0381241		
Date: 1-22-2008_14:51	Ver: A	
Sheet Size: B	Rev: 02	
Sheet 24 of 27	Drawn By BF	


5v to 3.3V Regulator




5v to 1.0V Regulator




5v to 1.8V Regulator



5V Power Synchronizing Circuit



5V Power - Jack, Switch and LED




5V Power Supplies






Title: Power Supplies
SCHEM, ROHS COMPLIANT
ML505/6/7 VIRTEX-5 EVALUATION PLATFORM, 1280415
0381241

Date:	1-22-2008_14:51	Ver:	A
Sheet Size:	B	Rev:	02
Sheet	25 of 27	Drawn By	BP


3.3v to 2.5V (VCC AUX) Regulator




3.3v to 2.5V Regulator



5V to 0.9V (DDR VTT VREF) Regulator



5V to 0.9V (DDR2 VTT DDR) Regulator



5V and 3.3V Power Supplies



Title: Power Supplies
SCHEM, ROHS COMPLIANT
ML505/6/7 VIRTEX-5 EVALUATION PLATFORM, 1280415
0381241

Date: 1-22-2008_14:51

Ver:	A
------	---

Sheet Size: B


Rev:	02
------	----

Sheet






26 of 27

Drawn By	BP
----------	----

VCCINT Caps



VCC0 Caps



Title: FPGA Decoupling SCHEM, ROHS COMPLIANT ML505/6/7 VIRTEX-5 EVALUATION PLATFORM, 1280415 0381241	
Date: 1-22-2008_14:51	Ver: A
Sheet Size: B	Rev: 02
Sheet 27 of 27	Drawn By BP