DataSheet 数据手册下载
标题概述
ARM926EJ-S Technical Reference Manual Completefile size: 1702424 , 248 pages , updated: 01/2004
SAM9G46 Summaryfile size: 307KB , 58 pages , revision DS , updated: 04/2013
SAM9G46 Completefile size: 3.5MB , 1262 pages , revision E , updated: 04/2013
产品概述

A 400MHz ARM926-based embedded microprocessor with hardware encryption, DDR2 and LPDDR support, wide range of connectivity and user interface peripherals, and dual external bus interface. The multi-layer bus architecture associated with 35 DMA channel and 64KB of SRAM can be configured as TCM, and the dual bus interface sustains the high bandwidth required by the processor and its high-speed peripherals. The hardware encryption engine features AES 256-, 192-, 128-bit key algorithms compliant with FIPS PUB 197 Specifications, TDES two-key or three-key algorithms compliant with FIPS PUB 46-3 Specifications, a SHA Secure Hash Algorithm (SHA1 and SHA256) compliant with FIPS Publication 180-2 and a TRNG compliant with NIST SP800-22 and Diehard Random Tests suite. It integrates multiple communication interfaces such as high-speed USB host and device with transceivers, 10/100 Mbps Ethernet controller and high-speed SDIO/MMC interface. It also comes with an LCD controller supporting up to 1280x860 resolution, a resistive touchscreen controller and a camera interface. The I/Os support 3.3V. The SAM9G46 is available in a BGA324 package with 0.8mm ball pitch.

关键参数
ParameterValue
Flash (Kbytes):0 Kbytes
Pin Count:324
Max. Operating Freq. (MHz):400 MHz
CPU:ARM926
Hardware QTouch Acquisition:No
Max I/O Pins:160
Ext Interrupts:160
USB Transceiver:3
USB Speed:Hi-Speed
USB Interface:Host, Device