STA5620C:Fully integrated RF front-end receiver for GPS applications

The chip is a fully integrated RF front-end able to down-convert the GPS L1 signal from 1575.42 MHz to 4.092 MHz.

The IF signal is converted by a two bit ADC. Sign (SIGN), Magnitude (MAG) and the 16.368 MHz sampling clock (GPS_CLK) are provided to the baseband.

The magnitude data is internally integrated in order to control the variable gain amplifiers in accordance to the RF input signal strength.

An excellent quality of reception in critical environments is ensured by the good noise figure and linearity of the receiver.

The on-chip oscillator supports crystal frequencies in the range of 10 MHz to 40 MHz. It is able to support TCXO providing also a buffered copy of the oscillator frequency.

The chip, using STMicroelectronics BiCMOS SiGe technology, is housed in a QFN-32 package.

Key Features

  • Low IF architecture (fIF = 4fO )
  • Minimum external components
  • VGA gain internally regulated
  • On chip programmable PLL
  • Typ. 2.7 V supply voltage
  • SPI interface
  • 2 kV HBM ESD protected
  • Compatible with GPS L1
  • Standard QFN-32 package
  • Low power for portable designs
Product Specifications
DescriptionVersionSize
DS5707: Fully integrated RF front-end receiver for GPS applications4.0352 KB
Flyers
DescriptionVersionSize
TESEO-DRAW Dead Reckoning Automotive Way2 MB
TESEOIII: GPS/Galileo/Glonass/BeiDou QZSS standalone receiver754 KB
Sample & Buy
Part NumberPackagePacking TypeUnit Price (US$) *QuantityECCN (EU)ECCN (US)Country of Origin
STA5620CTRVFQFPN 32 5x5x1.0Tape And Reel2.251000NEC7A994SINGAPORE
Quality & Reliability
Part NumberPackageGradeRoHS Compliance GradeMaterial Declaration**
STA5620CTRVFQFPN 32 5x5x1.0IndustrialEcopack2ipc1752_stm_-wspc-au42-hg77bbj.pdf
Fully integrated RF front-end receiver for GPS applications STA5620A
Low power GPS RF front-end STA5630
Low power GPS RF front-end STA5630
ipc1752_stm_-wspc-au42-hg77bbj.pdf STA5620C